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CHAPTER 1. INTRODUCTION 
This dissertation presents two separate topics which both support the development 
of the analog and mixed signal integrated circuit design field. The first topic concentrates 
on a new way of realizing versatile linear finite gain amplifiers for monolithic applications 
and the second is directed to the development of a macromodel for MOSFETs, that is 
specifically usefijl for the simulation of non-ideal charge injection effects of MOSFET 
switches. The two topics are presented in separate chapters in this dissertation. Each 
chapter has a full organization including introduction, main body, and conclusion. 
In discrete circuits, designers have an easy and convenient way for the realization 
of linear precision finite gain voltage amplifiers [1-6]. This is done by employing a linear 
precision voltage attenuator in the feedback path of an operational amplifier or a large 
forward gain amplifier. The linear precision voltage attenuator in the feedback path can be 
easily realized by combining two or more precision discrete resistors. A precision discrete 
resistor is very easy to make, but it is difficult and inconvenient to make one with a 
sufficiently large resistance in integrated form. Thus, a practical way for making precise 
and practical continuous-time finite gain amplifiers has eluded designers for many years. 
The first topic in Chapter 2 is the result of attempts to solve this problem inherent 
to integrated circuits [7-12]. Three MOS active voltage attenuators useful for the 
realization of finite gain amplifiers in monolithic circuits are presented. The attenuators 
are two single-input attenuators and a summing attenuator that has two inputs or multiple 
inputs. The summing attenuator is derived from one of the single-input attenuators. The 
attenuators are very simple in structure consisting of only MOSFETs. They are easy to 
fabricate in standard semiconductor processes. The attenuation factor of the attenuators 
ideally depends only upon the ratios of the dimensions of the MOSFETs making it possible 
to precisely control the attenuation factor over a wide range of gains. In Chapter 2, the 
attenuators and the versatile finite gain amplifiers realized with the attenuators aloTig with 
operational amplifiers are introduced. An analysis along with the simulated performance 
of the attenuators and amplifiers are presented. Design methods for minimum noise and 
for minimum power dissipation are discussed. The attenuators and amplifiers are 
characterized by experimentally measuring the accuracy of the gain, the range of the linear 
region, and the harmonic and intermodulation distortions. 
One major cause of the degradation in performance of analog and mixed-signal 
integrated circuits utilizing MOSFET switches is the disturbances to the adjacent nodes 
when they are turned off [13-31]. Widely used in analog and mixed signal integrated 
circuits, a MOSFET switch injects unwanted channel charge to adjacent capacitors while 
it is turned off. The overlap capacitance between the gate and the drain/source also 
couples with the capacitance of the adjacent nodes and pushes or pulls the adjacent node 
voltages as the gate voltage changes. These errors, which MOSFET switches induce, are 
an inherent limitation present in designing precision analog and mixed signal integrated 
circuits utilizing MOSFET switches. 
In Chapter 3, a charge conserving macromodel for MOSFETs is introduced. This 
macromodel provides a convenient and effective tool for analyzing and resolving the 
charge injection problem [32, 33]. The macromodel for MOSFETs can be used to 
simulate both dc and ac characteristics of MOSFETs, but it is especially useful in the 
simulation of the charge injection effect of MOSFET switches. The macromodel can be 
3 
used directly in standard circuit simulators such as SPICE. In Chapter 3, qualitative 
review of the semiconductor physics related in the MOS structure is discussed. Based on 
this review, the structure of the macromodel are introduced. Principles and strategies for 
the implementation of the macromodel are explained. The macromodel is compared with 
the MOSFET models in SPICE. The accuracy of the macromodel is verified by 
comparing the simulation results using the macromodel with experimental measurement 
results for a simple sample-and-hold circuit. 
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CHAPTER 2. MONOLITHIC FINITE GAIN AMPLIFIERS EMPLOYING 
ACTIVE VOLTAGE ATTENUATORS IN THE FEEDBACK 
2.1 Introduction 
Finite gain amplifiers with exactly controlled gain, high linearity, and low output 
noise find extensive applications in both integrated and discrete circuits. In discrete 
circuits, the easiest and most popular way to construct a finite gain amplifier is to use an 
operational amplifier (op-amp) and a voltage attenuator in the feedback loop [1-6], Here, 
a voltage divider, consisting of two resistors connected in a series, has been used in 
discrete circuits for the voltage attenuator. This approach to building a finite gain 
amplifier does not extend practically to integrated circuits because realization of resistors 
of exact and large resistance and good performance are very inefficient. In general, 
resistors in integrated circuits require large areas, consume too much power, have 
parasitic capacitances, and are difficult to be realized with exact resistance values to be 
attractive in many applications such as the voltage attenuators. 
Thus, to realize finite gain amplifiers in integrated circuits as easily as in discrete 
circuits, we need an alternative voltage attenuator which has a good performance when it 
is realized in integrated circuits. Voltage attenuators find applications in data converters 
and in the input stages of transconductance amplifiers as well as in feedback amplifiers. 
Some research has been done on monolithic attenuators [34-36]. Van Horn proposed a 
5 
simple active voltage attenuator structure consisting of two MOSFETs [34], Loh 
investigated its dynamic range performance [35], and Qin developed a multiple output 
voltage attenuator based on Van Horn's single output attenuator structure [36], These 
attenuators exhibit attractive performances such as a precisely controllable attenuation 
ratio, high linearity, low noise, and high input impedance. To obtain a good performance, 
the attenuators in these investigations were limited to the case where the MOSFETs in the 
voltage attenuators were placed in individual wells. Unfortunately, these active voltage 
attenuators have a fundamental drawback. They have a substantial deterministic offset 
voltage. This drawback makes the attenuators applicable to only special cases where the 
dc operating voltage of the output is not required to be controlled. Furthermore, 
extensions into a multiple input voltage attenuator structure necessary to realize summing 
or subtracting amplifiers with two or more inputs have not been proposed nor appear to 
be readily attainable. 
In this chapter, efforts are focused on finding practical and useful monolithic 
voltage attenuators [7-12]. The analysis and performance of an active voltage attenuator 
consisting of two MOSFETs fabricated in a common substrate, an extension of the 
original two MOSFET attenuator introduced by Van Horn [34], are presented. Then, a 
second version of the voltage attenuator is introduced which overcomes the offset 
adjustability problem of the first version and is expandable to a multiple input voltage 
attenuator structure. The extension of the second attenuator into a multiple input 
attenuator structure is finally introduced, focusing on the two input summing attenuator. 
After the characterization of each attenuator, the characterization of a finite gain amplifier 
employing each attenuator is presented. It will be demonstrated that the versatility, 
performance, and simplicity of the set of voltage attenuators make them usefijl. Hence, 
employing the attenuators with op-amps, practical monolithic finite gain amplifiers can be 
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realized as easily as in discrete circuits. The performance of the attenuators and amplifiers 
are characterized with experiments by measuring the accuracy of gain, the range of linear 
region, and the degree of linearity. 
2.2 Attenuator I and Finite Gain Amplifler Employing It 
The analyses of the active voltage attenuator originally introduced by Van Horn 
covered only the operation principle and noise characteristics. These analyses were 
limited to the simple case where the substrate of each of the two MOSFETs was separated 
into individual wells [34-36], 
In this section, a detailed characterization of the active attenuator using two 
cascaded MOSFETs (the Van Horn attenuator) fabricated in a common substrate is 
presented. The common substrate attenuator offers several advantages. First, both n-
channel and p-channel attenuators can be monolithically fabricated in a standard CMOS 
process. Second, the required area for the attenuator is smaller. Third, the parasitic 
junction capacitance at the boundary of the separate well for each transistor does not exist. 
The operation principle, harmonic distortion analysis, random noise analysis, 
frequency response analysis, design, and performance of the attenuator, including power 
consumption and size consideration, are investigated. The harmonic distortion analysis 
and the random noise analysis of an amplifier using the attenuator in the feedback loop of 
an op-amp are also investigated. The performance of the attenuator and the amplifier 
employing the attenuator in the feedback loop of an op-amp is experimentally 
characterized by measuring the accuracy of the small signal gain, the dc transfer 
characteristic which shows the range of the linear region, and the harmonic and 
intermodulation distortions which show the degree of linearity. 
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2.2.1 Operation principle of Attenuator I 
An active linear voltage attenuator (Attenuator I) consisting of two n-channel 
MOSFETs is shown in Fig. 2.1. The substrate is common for both MOSFETs and is 
connected to the source of the lower MOSFET, Ml. The circuit operates as a linear 
voltage attenuator when Ml is in the ohmic region and M2 is in the saturation region. 
Assuming the zero bias threshold voltage of both MOSFETs is FfOM the operating 
conditions will be met provided 
VTON <^L <^DD +'^T2 ^ (2.1) 
where 
^'T2 - ^TON +y{-yj^ + f'O ~ yff) • (2.2) 
a 
Vdd 
M2 
— Vo 
Ml 
Figure 2.1: Circuit and block diagram of Attenuator I consisting of two n-channel 
MOSFETs 
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Since Ml is operating in the ohmic region and M2 in the saturation region, from the 
square law model for the MOSFETs, the drain current of each MOSFET is given by 
and 
I L 2  
(2.3) 
(2.4) 
Equating the two drain currents from (2.3) and (2.4), the implicit relationship between l) 
and To of Attenuator I is obtained as 
2R\ Vj -VroN 
where 
- i ^7 ~ ^roN ~ ~ + ~ a/^)| ' (2.3) 
W ^ /  
R= fV, / 
; L. 
(2.6) 
If each MOSFET in the attenuator is fabricated in a separate substrate and the 
substrate of each MOSFET is connected to its source, the dc transfer characteristic 
relating F/ and Fo becomes a linear equation. 
= a{V,) ^ a{Vi -V-roA') (2.7) 
where a is the small signal attenuation factor of the attenuator. In this case, a is 
a - \ 
R 
R + \  
= 1 
W, 
f v ,  . f V 2  
1 
(2.8) 
+ 
9 
Equation (2.7) is a special case of (2.5), which reduces to (2.7) when the bulk effect term 
in (2.5) is ignored. When the substrate is separate, the small signal attenuation factor 
given by (2.8) is precisely determined by width/length ratios. If the substrate is common, 
the relationship between the input and output is still nearly linear, but the linearity is 
somewhat obscured by the implicit relationship between J 'o and V/ as shown in (2.5). 
The dc transfer characteristics between I'/ and J'o as calculated from (2.5) and 
(2.7) for /^=1 are shown in Fig. 2.2. The values in Table 2.1 are used for I 'yo/W and / 
which are standard for a 2fam p-well CMOS process. Note, when the substrate is 
common, the dc transfer characteristic of the attenuator given by (2.5) is also very linear, 
as shown in Fig. 2.2, even though the equation is seemingly nonlinear. 
(2.5) 
(2.7) 
> 
"3 
& 3 
o 
0.5 
().() 
0 2 4 
Input [V] 
Figure 2.2: dc transfer characteristics of Attenuator I 
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Table 2.1: Parameter set 
parameter value parameter value 
VTON 0.777 V Cj 8.252xl0-^ FW 
y 0.5255 MJ 0.6394 
0.6 V Cjsw 5.806x10''° F/m 
K' 5.663x10-' AI\P- MJSW 0.2010 
COX 8.125xl0-^F/m^ LD 0.25 |im 
Kf 3x10"^''V^F 0.8 V 
To test the dependence of the small signal attenuation factor on the process 
parameters, SPICE simulations using the level 1 model were performed. The small signal 
attenuation factor is the slope of the dc transfer function at a dc operating point. The small 
signal attenuation factor of the same attenuator, for which the dc transfer function is shown 
in Fig. 2.2, was simulated at an input dc operating voltage of 3V. When (j) is increased by 
10% from the value given in Table 2.1, the small signal attenuation factor increases by 
0.267% and when (f> is decreased by 10%, it decreases by 0.289%. When Vjcm is increased 
by 10% from the value given in Table 2.1, the small signal attenuation factor decreases by 
0.0911% and when Vjof^ is decreased by 10%, it increases by 0.0888%. When y is 
increased by 10% from the value given in Table 2.1, the small signal attenuation factor 
decreases by 1.06% and when / is decreased by 10%, it increases by 1.08%. 
2.2.2 Harmonic analysis of Attenuator I 
In order to analyze the small signal attenuation factor and the harmonic distortion 
for the common substrate case, the dc transfer characteristic given by (2.5) is expanded 
into Taylor's series. For the input of V]=V/Q+VI, the output, is expanded as 
11 
VO = AIVJ) = YOO + dl o 
d\\ 
"I +r 
d IQ 
1 ^ 0  dV 
+ . . . 
/ U) 
(2.9) 
where O denotes the dc operating point. VQQ - A(VFQ) is given from (2.5). 
^dVo^ 
= a 
-RVQQ + 10 - YTON ~ ^ OO ~/(YJ^ + ^ OO ~ 4^ 
^{^IQ ~ ^TON ~ ^oo) + 7o ~ ^TON ~ K)0 ~ ^ '(V^ + ^ Oa ~ 4^ 1 + 
2^^ + VQQ J 
(2.10) 
and 
^ d V f  
Rc{a-ii 1+Q 
^'fc-l'Tov -yag->{j^y-^\ 1 + 
2^ ooj 
• (2.11) 
a, defined by (2.8) and (2.10), is the small signal attenuation factor of the attenuator for 
the separate substrate case and for the common substrate case, respectively. Equation 
(2.8) is a special case of (2.10) when the bulk effect terms in (2.10) are ignored, and (2.8) 
clearly shows that the small signal attenuation factor can be controlled over a wide range 
by controlling the dimensions of the MOSFETs in the attenuator. This is also true in the 
case of a common substrate, even though it is obscured by the complicated expression for 
the attenuation factor for the common substrate case as given by (2.10). 
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If v;=^sinciJ/, then, taking only the first three terms in (2,9), we obtain 
FQ = /?() + hi sin 0)/ + hi coslcot , (2.12) 
where 
(2.13) 
(2.14) 
and 
(2.15) 
In these expressions, ho is the total dc, h\ is the "desired" ac signal, and hi is the 2nd 
harmonic distortion component of the attenuator output. Note that the 2nd-order 
distortion introduces additional dc offset as shown in (2.13), which will generally be very 
small. Using (2.5), and (2.10), the small signal attenuation factor, or, and the output dc 
operating voltage, VQO, for given R and or the necessary R and the output dc 
operating voltage, VQO, for given a, and VIQ can be calculated. Then, using (2.10), 
(2.11), (2.14) and (2.15), the signal output, h\, and the 2nd harmonic distortion of the 
output, hi, can be calculated for a given input signal amplitude. 
2.2.3 Noise analysis of Attenuator I 
A noise equivalent circuit of Attenuator I, based on noiseless MOSFETs and 
output noise current sources, and its equivalent small signal circuit are shown in Fig. 2.3. 
At a given dc operating point. 
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V, [)!) 
M2 
HEn (i)'- §o Sdsl''"Sm2"''Smb2 
- A/INI + 1N2 
(b) 
Figure 2.3: (a) Noise equivalent circuit of Attenuator I based on noiseless transistors 
and output noise current sources, (b) noise small signal equivalent circuit 
Sds\ 
a D1 
\^DS\ 
- ~ ^TON ~^OQ) ^ 
Q 
(2.16) 
Sm2 
^^'CS2- O 
~ ~ ^ton ~ K)0 ~ y{^^ + ^oo ~ V^)! 1 (2.17) 
and 
Smh2 ~ Sm2 (2.18) 
oo 
The total output conductance, go, is defined by 
Sds\ Sm2 Smb2 (2.19) 
Since Ml is operating in the ohmic region and M2 is operating in the saturation 
region, for the output noise sources the respective noise current spectral density for each 
MOSFET is given by 
14 
i K r K ' I r . , , )  
^l\ - ^ IT\ + ^if\ = + ——— ~ , (2.20) 
^ ox 
and 
8 2KfK'Ii^20 
S,2 - Si-i-2 +Sjf2 - -kTg,„2 + —Z— 2  /  '  ( 2  2 1 )  
^ av •'-'I/ 
including the thermal noise and the flicker noise. The total noise current spectral.density 
of the attenuator is defined by 
.V; =.S'/,+.SV2 . (2.22) 
From Fig. 2.3 (b), the output noise voltage(rms) in the frequency band 
/, < / < /2 is given by 
^NO 
So So So 
(2.23) 
Thus, from (2.16)-(2.23), 
^NO = h. 
m 
M + N 
il-
(2.24) 
where M and N are given by 
AkT 
R^'iq - VfoN ~ ^OQ)-^if2 - J\)+ ~ ^TON " " /{•yj<^ + KjO " -\M)| " J ] )  
M 
~ ^TON ~ - ^'TON ~ ^og - y{^<P + Kxj - -v/^)) ' 
2^^ + V(xj ^ 
(2.25) 
and 
15 
R 
~ ^ T O N  ~  
N = 
' oo 
~~2~ , 
2K,- U 
V o o  -  I n - -
*<av /i 
^^{ho ~h<hy |'/(j ~ ^ ~Kxj ~ ^4^ 1 + 
-yj^ + ^ 'ooj 
. (2.26) 
Using (2.6) and (2.24)-(2.26), the output noise voltage(rms) can be calculated for a given 
dc operating point, W\,L\, W2, Li, a noise frequency band, and temperature. 
2.2.4 Frequency response analysis of Attenuator 1 
Figure 2.4 shows the small signal equivalent circuit of the attenuator and its 
reduced equivalent circuit for the case of common substrate. The parasitic capacitances 
involved can be modeled as 
and 
^ c,D\ - Q;a'^1 ~ ^ 1 ^ 
/ S / ) L  ./^Dl 
1 + 
K 00 
Ml + -
( icir Pr jspy 01 2. 
MJSH' 2 
1 + 00 
'PH 
V, 
+ 
00 
^ H S 2  
r , A  ,/^.S'2 , ( jSlvKsi . ~ ^ 
"t* , H 
I) 00 
^li 
i\U 
1 + 
Vr 00 
^li 
/vus'ir 
1 + 
y> 00 
(t> 
^r,;s'2 - ^  o.\^2^'D +~^2^-2^'av • 
(2.27) 
(2.28) 
(2.29) 
(2.30) 
8mb2 C C 
g.n2(VrVo) 
'O 
^GD1"^^G.S2 
^G.S1''"^GD2 (g.nrgm2)Vl 8m2 8mb2) 
M) 
^BD1+Cp52 
0\ 
(a) (b) 
Figure 2.4: Small signal equivalent circuits 
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Solving the node equation at node 1 in Fig, 2.4 (b), the small signal transfer function is 
obtained as 
1 +-vr, 
So + ^ 2 )  
(2.31) 
where is given by (2.19), 
}^ni\ }^m2 •• 
^'l - ^ GD\ 
^'2 - ^ BD\ 
and, from (2.3), 
Sm\ - A. — > v 00 
(2.32) 
(2.33) 
(2.34) 
(2.35) 
o 
When the substrate is separate, g„,h2 is zero, andCg/j)2 is involved in place of 
Thus, (7JS-2 '1 (2-34) and in Fig. 2,4 should be replaced by CI^DI , where 
^  J ^ D 2  (  i s n i ' P n  c  H D 2  .AStl'im 
1 + ^ D D ~ ^ 0 0  
'f'B 
MJ 
1 + ^ DD ~ ^' 00 
MJSir (2.36) 
From (2.31), note^'^i is negative, the small signal transfer function of Attenuator I 
has a pole and a zero in the left half plane of the complex plane. Because both the zero 
and pole are in the left half plane, it is possible to cancel the pole and zero such that the 
frequency response has an infinite bandwidth by adding a capacitor to the attenuator. 
From the calculations of (2.31) and Fig. 2.4, the pole and zero in the small signal transfer 
function cancel when a capacitor given by 
18 
c  
a 
- 1  Q - Q  
\ 
y 
(2.37) 
is connected to Attenuator I between the output node and the ground. 
If we want to have an attenuator of a=0.1 at F/o=3V, (2.5) and (2.10) require 
R=3.992 and VOQ=0.2214'V for the common substrate case. If we pick W\=2^IM and 
Z,i=2.505|im for Ml and W2=2[im Z2=10|am satisfying (2.6), the 3dB bandwidth 
simulated with the above model and the parameter values in Table 2.1 is ISSMhz. The 
drain and source diffusion areas were assumed to be 2|amx4|j,m for Ml and 2^mx4(.im for 
M2. If we want to have an infinite bandwidth, we can add a capacitor of 0.1079pF 
between the output terminal and ground. 
2.2.5 Analysis of finite gain amplifier employing Attenuator I 
In this section, an amplifier formed with an op-amp and Attenuator I in the 
feedback loop as shown in Fig. 2.5 is considered. Assuming the op-amp is ideal. 
that is, the dc transfer function of the amplifier is the inverse function of the dc transfer 
fijnction of the attenuator in the feedback loop. Thus, the transfer flinction between the 
V f  = V o = a ( V j ) ^ a ( V o  )  , (2.38) 
or 
V o  = a - \ V j  ) ,  (2.39) 
input, V/ , and the output, VQ , of the amplifier is given by (2.5), when is replaced by 
V/ and F/ by VQ • 
If the substrate is separate, the dc transfer function of the amplifier is given by. 
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V() V, 
a 
V,', 
V,; 
Figure 2.5: Amplifier consisting of an op-amp and Attenuator I in the feedback loop 
fo =5-'(F; ) = +yroN 
a 
1 (2.40) 
The offset inherent in Attenuator I causes the amplifier to have different input and output 
operating points. 
r t t 
For the input of V j  = V JQ + v; , the Taylor's series expansion of the output of 
f t 
the amplifier given fi-om (2.5) when is replaced by V/ and V/ by VQ . is 
V o  = a - \ V j  )  =  V o o  + c f F o  + -
K.ai' / Q 
V ;  + . . . (2.41) 
\dVi J o 
where VQQ = a \VIQ ) = VIQ, 
/ ' ^ 
dVp 
J a 
(2.42) 
where a is given by (2.10), and 
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/?(-!)-
cfVo 
KdV, 
" 2^+V, 
-yw ~^TX)N~^io ~y[)l^+^ig 
iQ y 4(^+f}y) 
' ^0 -RVIQ +\ycjQ -VmN~^io 
(2.43) 
Note, the small signal gain of the amplifier is just the mathematical reciprocal' of the 
attenuator's attenuation factor in the feedback loop. 
/ 
If Vj - A'sincot, then taking only the first three terms in (2.41), we obtain 
where 
f f 
VQ =/?o +/»! s\neot+h2 coslcot 
^0 - ^OQ + T d~Va 
\dV, y 
(2.44) 
(2.45) 
and 
h, = 
( 
J^ 
A '  =  — A '  ,  
a 
/j, = d~Vo 
Uf, A''~ I > 
(2.46) 
(2.47) 
In these expressions, HQ is the total dc, is the 'desired" ac signal, and ^2 is the 2nd 
harmonic distortion component of the output of the amplifier, respectively. Again, note 
that the 2nd-order distortion introduces an additional dc offset as shown in (2.45), which 
will generally be very small. Using (2.5), (2.10), and (2.42), the small signal gain of the 
amplifier and the output dc operating voltage for a given R and input dc operating voltage, 
or the necessary R and the output dc operating voltage for a given small signal gain and 
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input dc operating voltage can be calculated. Then, using (2.43), (2.46), and (2.47), the 
desired signal output and the 2nd harmonic distortion of the output can be calculated for a 
given input signal amplitude. 
Since the transfer function of the amplifier is the inverse function of the transfer 
function of the attenuator, the output noise voltage of the amplifier is the input referred 
noise voltage of the attenuator given by — , where is given by (2.24)-(2.26). 
a 
2.2.6 Design and performance of Attenuator I and amplifier employing it 
The design of Attenuator I for a given attenuation factor, a, is considered in this 
section. The dc operating point, harmonic distortion, power dissipation, output noise, 
area, and high frequency performance are considered in the design and performance. The 
performances of the designed attenuator and the amplifier employing the designed 
attenuator in the feedback loop are calculated and discussed in terms of the harmonic 
distortion and output noise. 
For a given a fi-om (2.5) and (2.10), the required value of R and the resultant P'oo 
are calculated as a function of the input operating point, Vjo- For a=0.1 in the common 
substrate case, the calculated results are shown in column (c) and (b) in Table 2.2. The 
calculations in this section again assume the parameter values in Table 2.1. The parameter 
values are standard for a 2|lI p-well CMOS process. From (2.11), is calculated 
/ > Q 
and given in column (d) in Table 2.2. Note that for a given a and operating point. 
o 
dV r 2 
is fixed. Likewise, 
d~V, 
J 
'O 
dV, 
is calculated from (2.43) and shown in column 
Table 2.2. Calculated results for a=0.1; (a) input operating point, (b) corresponding output operating 
point, (c) corresponding R, (d) 5 " , (e) signal to 2nd harmonic distortion ratio of the output 
of the attenuator at /^=100mV, (f) (5~')" , (g) signal to 2nd harmonic distortion ratio of the 
output of the amplifier at A ' =10mV 
(a) (b) (c) (d) (e) (f) (g) 
VlQ [V] VOQ [V] R fd^Vol [ll Uv,^JqLvJ 
lhi/ hgl 
[dB] 
(2 r d vo r  1 
,2 V Idv, JqL 
hi7h 2 
[dB] 
1 0.02229 3.9529 0.005019 58.0 -0.5912 76.6 
1.5 0.0721 8 3.9649 0.004388 59.2 -0.4414 79.1 
2 0.1220 3.9744 0.003970 60.1 -0.4219 79.5 
2.5 0.171 7 3.9847 0.003565 61.0 -0.3525 81.1 
3 0.221 4 3.9923 0.003264 61.8 -0.3366 81.5 
3.5 0.271 0 4.0005 0.002982 62.6 -0.2997 82.5 
4 0.3206 4.0072 0.002750 63.3 -0.2803 83.1 
4.5 0.3701 4.0144 0.002535 64.0 -0.2514 84.0 
5 0.4196 4.0207 0.002351 64.6 -0.2309 84.8 
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f . \ 
d~V. o is fixed for (f) in Table 2.2. Remember that -^00^^00 =^'io-
V ( J y i  J p  
a given gain and dc operating point. From (2.14), (2.15), (2.46), and (2.47), the signal to 
second harmonic distortion ratio for the attenuator and for the amplifier are given, 
respectively, by 
4a 
and 
h-, 
h,' 
r .2p ^ 
a I f) 
a f .\ 
drV, 
(2.48) 
(2.49) 
o 
\ (iVi J 
A' 
o 
Note, the output signal to 2nd harmonic distortion ratio is inversely proportional to the 
amplitude of the input signal. The calculated signal to 2nd harmonic distortion ratios for 
the attenuator, when ^=100mV (0-P), and for the amplifier, when i4' = 10mV (0-P), are 
shown in columns (e), and (g), respectively, in Table 2.2. The signal to 2nd harmonic 
distortion ratio is 61.8dB for the attenuator and 81.5dB for the amplifier at 
f 
I'lO these improve as the dc operating voltage increases in both the 
attenuator and the amplifier. 
Once R=W\L2''L\W2 is fixed for a given a and dc operating point, the respective 
W\, A I, W2, and Lj values can be determined for minimum power dissipation, less output 
noise and better matching, or for minimum power dissipation, smaller area and better high 
frequency performance, within a given range of L and W. The average power dissipation, 
/V, of the attenuator is given by Vnpl]), where P'OD is assumed to be given and ID is given 
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by (2.3) or (2.4). Thus, for minimum power dissipation, the ratios Z-i and WrLi 
should be noinimized. For a given range of L and W, first W2/L2 is set to a minimum, 
^mi//Lmax^ since IV2/L2 is smaller than lV\/L\=(W2/L2)xR in practical cases, where R is 
larger than 1. For W] and L\, there are two different possible choices within the given 
range of W and L, and for a given value of R: Choice I: fVi=fV„„„R and L\=L„,ax\ Choice 
11; W\=Wmin and L\=L„,ax^R, as shown in Fig. 2.6. Choice I gives less output noise, since 
L\ is larger in (2.24) and better matched performance when actually fabricated. On the 
other hand. Choice II gives a smaller area and better high frequency performance. For 
a=0.1 and several ranges of L and W, the output noise voltage, vj^q, and the power 
dissipation, Pd, of the attenuators designed as described above are calculated as a llinction 
of input dc operating voltage, VIQ, using (2.24) and (2.3), and are shown in Table 2.3. In 
the calculations, r=298K, and a noise band of/i=100Hz to/2=lMHz along with 
M2 M2 Wmin 
Ml 
Lmax Ml 
Wmax Choice I Choice U 
(a) (b) (c) 
Figure 2.6: Two possible choices for the dimensions of Attenuator 1 
Table 2.3. Calculated results for output noise voltage, vyo, and power dissipation, Pd 
of the designed Attenuator I; a=0.1, fF„„>,=Z,„„„=2|am, 
Choice I . L,\—Lf,iaxt ^^d L2~Lp,Qx-
Choice II . W\ — Witiifi, L\—Lniaxl^-> ^2~^min L2~^max-
-...J/ci |V) 1 2 3 4 5 
•-max 
Choice^ ^NO [Vrms] Pd^W] ^ND [V rmsl PdfUW] ^NO [Vfms] P,[^W] [V rmsl PdfUW] ^NO [V rms] PdlHW] 
1 0 
I 3.64 E-5 
1.06 
1.84E-5 
31.9 
1.54 E-5 
106 
1.42 E-5 
223 
1.3 4 E-5 
383 
11 4.66 E-5 3.45 E-5 3.32 E-5 3.27E-5 3.2 6 E-5 
1 00 
I 1.10 E-4 
0.106 
4.73 E-5 
3.19 
3.52 E-5 
10.6 
2.93E-5 
22.3 
2.57E-5 
38.3 
II 1.11 E-4 4.82E-5 3.64E-5 3.08E-5 2.74 E-5 
1000 
I 3.48 E-4 
0.0106 
1.49 E-4 
0.319 
1.11 E-4 
1.06 
9.21 E-5 
2.23 
8.06 E-5 
3.83 
11 3.48 E-4 1.49 E-4 1.11 E-4 9.21 E-5 8.06 E-5 
10000 
I 1.10E-3 4.71 E-4 3.50 E-4 
0.106 
2.91 E-4 
0 223 
2.55 E-4 
0.383 
11 1.10E-3 4.71 E-4 
VJ .V 1 ^ 
3.50 E-4 2.91 E-4 2.55E-4 
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the parameter values in Table 2.1 are used. From Table 2.3, it is seen that the output 
noise slightly decreases, but the power dissipation increases as the operating voltage 
increases, and, on the other hand, the output noise increases but the power dissipation 
decreases as the maximum size of the transistors increases. 
For a given dc operating point, the dynamic range defined by 
DR = output signal at 1% THD 
in - band output noise 
(2.50) 
can be calculated from the results in Tables 2.2 and 2.3. If we choose VJQ = for 
maximum signal swing and select Choice I with a range of 2-10|am for L and fV, then 
=0.003264V-', v/vo=l-54XlO-5V(rms) and P^/=106|iW for the attenuator, and 
dV I \ 
/ . \ 
o d-Vr 
^ d V j  > 
=-0.3366V-' and — = 1.54X1 O^V(rms) for the amplifier. Thus, from 
a 
(2.48) and (2.49), =1% at A=\.n>M (0-P), and hi =1% at >1'=1.189V (0-P). 
Using (2.14) and (2.50), we obtain DR=75.0dB for the attenuator. A'=\. I89V (0-P) will 
saturate the output of the amplifier. The maximum input amplitude applicable to the 
amplifier is A' = 02V (0-P) which results in 0.168% THD. From (2,46), at 0.168% 
THD, the dynamic range with a more stringent THD in (2.50) is DR=79.3dB. 
Although the dynamic range defined as an output signal to in-band output noise 
ratio is widely used to characterize linear circuits, it gives little insight into the relationship 
between desired signal energy and total unwanted energy at the output. An alternative 
criteria proposed in [7] for characterizing the performance is the ratio maximum of the 
signal output to the total non-signal output defined by 
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STNRH 
signal output 
lion - signal output 
max 
output signal 
I 0 (total output distortion)' + {output noise)' 
(2.51) 
which can be approximated to be 
STNRs 
2v NO 
or ^1 
2 ,2 
+ NO 
(2.52) 
when the second order distortion is dominant and the higher order distortion is negligible. 
Substituting (2.14) and (2.15) into (2.52), 
STNRs 
oA 
\ dVf J 
A 
o J 
+ 
a 
16 
/ 1 \ 
d v j ,  
o 
j2 2v^ 
A' 
\a\A opt 
2v NO 
(2.53) 
where 
^opt 
yllx NO 
dVj 
(2.54) 
0 
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Since or. 
r .2,- A 
DVF Y 
and Vyc; are not dependent upon A, it follows from (2.53) that the 
o 
maximum ratio of the signal out to the total non-signal output occurs at the input 
amplitude where the magnitude of the second harmonic distortion of the output is the 
same as the magnitude of the output noise, if the second harmonic distortion is dominant 
over the higher order harmonic distortions. For the same dc operating point and 
conditions as used above, STNR=54.5dB at /}=163mv for the attenuator, and STNR=64.4 
dB at A' =50.9mV for the amplifier. 
2.3 Attenuator II and Finite Gain Amplifier Employing It 
Although Attenuator I investigated in the previous section has many nice 
characteristics, it does not have an offset adjustability. Thus it is useflil only in special 
cases. The attenuator presented in this section has an offset adjustability independent of 
the attenuation ratio, in addition to the merits of Attenuator 1. The circuit was originally 
proposed as an example of a simple amplifier [37], but when the circuit has a large gain as 
an amplifier, its usefialness is limited because the offset adjustability is restricted and the 
linearity is degraded. 
The operation principle, harmonic analysis, noise analysis, frequency response 
analysis, and design and performance are presented. Design methods of the attenuator for 
minimum output noise and for minimum power consumption within a given range for the 
dimensions of the MOSFETs in the attenuator are discussed. The operation principle, 
harmonic distortion, and output noise of an amplifier using this attenuator in the feedback 
loop are also investigated. 
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2.3.1 Operation principle of Attenuator 11 
Two variants of the active linear inverting voltage attenuator (Attenuator II) 
consisting of two n-channel MOSFETs are shown in Fig. 2.7. These circuits operate as a 
linear inverting voltage attenuator, when both transistors are in the saturation region. 
Assuming the zero bias threshold voltage of both of the MOSFETs consisting the 
attenuator is I the condition will be met provided 
Vton < < VDD-^^'ti (2.55) 
and 
<^0+^7WA' • (2.56) 
Under this condition, the drain currents of the transistors are given by 
W, -1 
lDt=K'^(l\-¥roN) (2.57) 
and 
V, a Vo 
V 
V| 
M2 I 
Hh 
HE 
DO 
•Vo 
Ml 
(b) 
Figure 2 .7: Circuit and block diagrams of Attenuator 11 consisting of two n-channel 
MOSFETs 
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= (2 58) 
where 
y-n = VjoN + r{sl</>+yo - 4f) • (2.59) 
Because the two drain currents should be the same for the circuit, the dc transfer ftinction 
relating Fi and I 'o is obtained by equating (2.57) and (2.58). 
^'o + + ^  = -^i^i + [^li + (^1 - •)' Vav 1 ^ (2.60) 
where 
P.6I) 
^2/^2 
If y=0 in (2.60) which corresponds to the case of the circuit (b) in Fig. 2.7 where the 
substrate is separate, the dc transfer characteristic reduces to a linear equation, 
VQ = a{V\) = aV^+^Vg ~{a+ \)VroN} • (2.62) 
In this case, the small signal attenuation factor of Attenuator II is given by 
a = -R], (2.63) 
which is precisely determined by the width/length ratios of the MOSFETs forming the 
attenuator. From (2.60) and (2.62), it is noted that the output dc operating voltage is 
controlled by VK. independent of the attenuation factor in Attenuator 11. 
The dc transfer characteristics between VJ and VO calculated from (2.60) for the 
common substrate case, /^|=0.1149 and F}^=3.993V, and the dc transfer characteristics 
calculated from (2.62) for the separate substrate case, y?|=0.1 and F/j=3.449V are shown 
in Fig. 2.8 for the range restricted by (2.56). The parameter values in Table 2.1 were used 
in the calculation. Note, the dc transfer ftinction given by (2.60) for the common substrate 
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2.7 
(2.58) 
(2.60) 
2.6 
> 
3 
e-3 
o 
2.5 
2.4 
0 2 3 4 
Input [V] 
Figure 2.8: dc transfer characteristics of Attenuator II 
case appears non-linear, but the degradation of linearity due to the bulk effect is not 
significant. The high degree of linearity shown in Fig. 2.8 suggests applications in high 
performance applications. 
To test the dependence of the small signal attenuation factor on the process 
parameters, SPICE simulations using the level 1 model were performed. The small signal 
attenuation factor of the same common substrate attenuator, for which the dc transfer 
function is shown in Fig. 2.8, was simulated at an input and output dc operating voltage of 
2.5V. When (f> is increased by 10% from the value given in Table 2.1, the small signal 
attenuation factor increases by 0.140% and when (j) is decreased by 10%, it decreases by 
0.150%. When / is increased by 10% from the value given in Table 2.1, the small signal 
attenuation factor decreases by 1.39% and when /is decreased by 10%, it increases by 1.41%. 
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2.3.2 Harmonic analysis of Attenuator 11 
To analyze the small signal attenuation factor and the harmonic distortion of 
Attenuator II, the dc transfer characteristic given by (2.60) is expanded into Taylor's series 
about a dc operating point. For an input of y\=V\o+V], the output, Vo, of Attenuator II 
is expanded as 
V q  =  5(r,) = V ( x )  +  1 V ,  + -
' 2 
o 
where VQQ = is given from (2.60), 
-1  
= a - -/?! 1 + 
and 
1 
-3 
(2.64) 
(2.65) 
(2.66) 
Defined by (2.65), a is the small signal attenuation factor of the attenuator for the 
common substrate case. Defined by (2.63) for the separate substrate case, a is a special 
case of )^0 in (2.65) for the common substrate case. It is noted that the small signal 
attenuation factor of Attenuator II can be controlled over a wide range by the dimensions 
of the MOSFETs in the attenuator from (2.63) and (2.65). Once a and the dc operating 
point are given for a desired attenuator, the necessary R\ for a given attenuation factor is 
determined, using (2.65). Then, the necessary Vg to make the dc transfer characteristic 
curve pass through the given dc operating point is determined using (2.60). 
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To obtain tiie same dc operating voltages for the input and output, and assuming 
^10 f from (2.56) and (2.62) the maximum swing (dc operating 
point to pealc amplitude), ^max, for the input is given by 
/I 
•^max I - a 
where 
For V| Asinco/, from (2.64), 
V(j s /?() +/?] sinty/ + //2 cos2(y/ 
1 
and 
^0 - + 
/ 0 \ 
h, = A = oA 
( ^2,r \ 
h , =  —  d'-i o 
(2.67) 
(2.68) 
(2.69) 
(2.70) 
(2.71) 
a 
In these expressions, ho is the total dc, h\ is the "desired" ac signal, and hi is the 2nd 
harmonic distortion of the output of the attenuator. Thus, the signal to 2nd harmonic 
distortion ratio of the output of the attenuator is given by 
4a 
V J 
(2.72) 
O 
34 
2.3.3 Noise analysis of Attenuator 11 
A noise equivalent circuit of Attenuator II based on noiseless MOSFETs and 
output referred noise sources, and the equivalent small signal circuits are shown in Fig. 
2.9. At a given do operating point, from (2.58) and (2.59), 
^m2 
'  a  D i ^  
= -yroN-yoo-{ylf^-yl^)} (2.73) 
and 
Smb2 
7 
Sm2 " n—T' 
Q ^OO 
(2.74) 
The total output conductance, , is defined by 
So Sm2 Smh2 • (2.75) 
(a) 
o =:a t+ct ,-
oo omZ ombZ 
•AAA/ —^No 
^N1 + ^N2 
(b) 
Figure 2.9: (a) Noise equivalent circuit of Attenuator II based on noiseless transistors 
and output noise current sources, (b) noise small signal equivalent circuit 
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Since botii Ml and M2 are in the saturation region, the respective noise current spectral 
densities are given by 
and 
where, from (2.57), 
5/1 - S j n  +*S;y] - -kTg„,\ + ^ I K r K ' I o w  
^12 - ^ n'2 + ^1/2 - ~^T^Sm2 + 
8 2KJ-K'1O20 
Coxllf 
Sm\ ^D\ 
\ ^ ^ G S \ ^ 0  
From Fig. 2.9 (b), the output noise voltage(rms), v/^/o, is given by 
(2.76) 
(2.77) 
(2.78) 
^'NO = 
r /T2 , r 2  . J " iS^I + 
' A f  _ \ ^ N l + ^ i V 2  V / i  
So Sm2 ^ Smh2 Sm2 ^ Smh2 
(2.79) 
Substituting (2.73)-(2.78) into (2.79), we obtain 
^ N O  - - ^ \ m  +  N  
r \ J_ 
/2 j1 V -L] i-2 ^ 
(2.80) 
where M and N are functions of 7?i as defined by (2.61), operating point, noise band, and 
temperature given by 
M = 
~  f x )  ~ ^ T O N  ~ ^ 0 0  ~  ~  V ^ ) )  
3 K '  1^5 - F- VqQ - y^yj(p + VoQ - V^)| 1 + 
27?^. 
(2.81) 
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and 
N =• 
KfRf {l\() -1 jQ^ ) In 
J\ 
ox {'fl - Vron - Vix, - r(VFT^ - V^))[ I + ; 
(2.82) 
_ y 
Thus, once R\ required for a given attenuation factor is determined and the desired dc 
operating points are given, the output noise voltage(rms) for a given set of L|, W], L2, ^2, 
a given noise band, and temperature can be calculated using (2.80)-(2.82). 
2.3.4 Frequency response analysis of Attenuator 11 
Figure 2.10 shows the small signal equivalent circuit of the attenuator and its 
reduced equivalent circuit for the case of common substrate. The parasitic capacitances 
involved can be modeled as 
C 
BD\ -
r , A  
CGDI = COXW^LD , 
^ J ^ D \  , ^ J S W ^ D X  
+ -1 1 MJ 1 
+
 
1 
_ 
MJSW 
H S 2  
L^l MJ 
't>B <I>B 
 ^ jswJ*si ^ 0^2-^2 
MJSW 
1 + 
V, OQ 
(2.83) 
(2.84) 
(2.85) 
and 
CGS2-CO^W2LI,+-W2UCOX (2.86) 
Figure 2.10. Small signal equivalent circuits of Attenuator II 
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Solving the node equation at node 1 in Fig. 2.10 (b), the small signal transfer function is 
obtained as 
^ p-/ \ _ ~8m\ + 
v,(^ r + Q )  
where is given by (2.75) and 
Q - ^^bd\  + •  
(2.87) 
(2.88) 
When the substrate is separate, replaces Thus, (''g<;2 (2.88) and in Fig. 
2.10 are replaced by ^ where 
C, 
C,A 
BD2 -
j^d2 
1 + ^ DD ~ ^'oo 
'Pb 
MJ + -
^jsiv^d2 
VQD - V()Q 
1 + ^ 
't>B 
MJSW (2.89) 
Attenuator II, consisting of Ml 23.69|j.mxl00|am and M2 100|j.mx5.576j.im with a 
common substrate, is used to calculate the 3dB bandwidth. The attenuator has a small 
signal attenuation factor of -0,1 and 3dB bandwidth simulated with the above model. The 
parameter values are listed in Table 2.1 of 93.3Mhz. In the calculation, Vdd=5V and 
Fg=3.993V were used for VIG= VOG=2.5V. The drain and source diffusion areas were 
assumed to be 23.69nmx4|j,m for Ml and 100nmx4^m for M2. 
2.3.5 Analysis of finite gain amplifier employing Attenuator n 
Figure 2.11 shows an amplifier employing Attenuator II in the feedback path of an 
op-amp. Assuming the op-amp ideal. 
vo =5-'(F; ) (2.90) 
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v; 
Figure 2.11. Amplifier consisting of an op-amp and Attenuator II in the feedback loop 
that is, the transfer function of the amplifier is the inverse fianction of the transfer fijnction 
of the attenuator in the feedback. Thus, the dc transfer fijnction of the amplifier is given 
/ f 
by (2.60), when \\ is replaced by and is replaced by V/ . If the substrate is 
/ f 
separate, from (2.62) F, replaces J- p and replaces F; , 
where, in this case, the small signal attenuation factor of the attenuator in the feedback 
loop is or given by (2.63). 
For the input of F/ -F/Q +V; , the Taylor's series expansion of the output of 
/ 
the amplifier, FQ , is given by 
(2.91) 
=5-'(r,') = 5-'(F,„')+ ^ v/+-
- U', 2 V/ + 
, 2  
(2.92) 
jg 
2 
where 
' \ 
1 + y (2.93) 
V 
a 
and 
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f-vr. 
[3 / 
_LZ. 
4 
(^+no ) -  • (2.94) 
Note, the small signal gain of the amplifier given by (2.93) is the mathematical reciprocal 
of the attenuation factor of the attenuator in the feedback loop, 
f 
When V/ == A'sin a)/, 
i 'o  = '0 /(; ) + 7 
(?h\  () 
,1  
3)  j 
^'2 
o 
dvo 
A sinty/-
3' 
A'" coslcol 
i  u)  
(2.95) 
The first term in (2.95) is the total dc, the second term is the desired signal, and the third 
term is the second harmonic distortion of the output. Thus, the signal to the 2nd harmonic 
distortion ratio of the output of the amplifier is given by 
a (2.96) 
cf-V, () A' 
\  3) y 
where is the amplitude of the fijndamental frequency term and h2 is the amplitude of 
the second harmonic term of the amplifier's output. 
The op-amp is assumed ideal and the transfer function of the amplifier is the 
inverse fianction of the transfer function of the attenuator. Hence, the output noise voltage 
of the amplifier is the input referred noise voltage of the attenuator given by — v^^;, 
a 
where is given by (2.80)-(2.82). 
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2.3.6 Design and performance of Attenuator II and amplifier employing it 
Based on the analyses in the previous sections, the design, and performance of 
Attenuator II for a given attenuation factor, or, a dc operating point, and the amplifier 
employing the attenuator in the feedback loop are discussed in this section. All 
calculations in this section assume the case where a=-0.1, Tjq =2.5V and 
I/j)/)=5V and a common substrate. 
For a given or, r] is calculated first by using (2.65) for Attenuator II. Thus, for 
Of=-0.1, 7^1=0.1149. The parameter values given in Table 2.1 are standard for a 2|.im p-
well CMOS process and were used in the calculations in this section. Then, using (2.60), 
the required Vn for a given dc operating point is calculated. Ffl=3.993V for ^ 0=2.5V. 
Now, we can determine the harmonic distortion of the attenuator by calculating 
() .... given by (2.66). At the above conditions. =2.094X1 O^V-' and the 
signal to 2nd harmonic distortion ratio of the output of the attenuator given by (2.72) is 
85.6dB for a 100 mV (0-P) input amplitude. 
Using (2.61) is determined for a given a and the respective W\, L\, Wi, and Li 
can be designed for minimum output noise or for minimum power dissipation under the 
condition of (2.61), within a given range of L and W. The output noise is related to Lj, 
Wi, and 7.2 by (2.80), where M and jVcan be calculated using (2.81) and (2.82), when 7^i, 
I'o, a noise frequency band, and temperature are given. Using (2.80) for minimum output 
noise, we set L\=W2=L„,ax and Li' Li.opt. The optimal Lj.opi is given by 
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Now, the remaining fVi can be calculated such that (2.61) is satisfied. 
The average power dissipation of the attenuator, is given by 
where /o\ is given by (2.57). If we now want to minimize the power dissipation from 
(2,57), we need to minimize W\ 'L\. Thus, we set and L\=Lmax for minimum 
power dissipation. The remaining Wi and Li should be chosen such that (2.61) is 
satisfied. 
The designed dimensions of the MOSFETs, and output noise and power 
dissipation of the attenuator, when it is optimized for minimum output noise and for 
minimum power dissipation as described above for a set of L„,ax (or lV„,axX are shown in 
Table 2.4. For the calculation of minimum power, W„,i„ was set as 2 |.im. An example of 
the design for minimum output noise, is considered for the case where the maximum is 
100 |.im for L and W. First, set Ii=j^2=100mn, and then calculate Li using (2.97). For a 
noise band of/i=100Hz to/2=lMHz and T=29%K, from (2.81) and (2.82), M=8.2560X10" 
10V2 and A^=2.5752X10"20V2m2. Then, from (2.97), Z-2 is determined to be 5.576 (.im. 
The remaining W\ is calculated to match the required R\ value and, in this case, ffi=23.69 
|.im. From (2.80) and Pif=lDi'>^^DD where //ji is given by (2.57), the attenuator with the 
transistors of these dimensions has an output noise, of 9.61|.iVrms, and power 
dissipation, P,/, of99.6|.iW. 
For a=-0.1 and VTOM^ O.HI'V, the maximum applicable input amplitude, 
given by (2.67) is approximately 0.7V. At this maximum input and output noise voltage 
of 9.61|.iVrms, the signal to noise ratio is 74.2dB and the signal to THD ratio is 68.7dB 
(0.037%) for the attenuator. STNR of the attenuator is 68.6dB at 0.503V (0-P) input 
amplitude. 
Table 2.4; Designed dimensions of Attenuator II, output noise and power dissipation; 
(a) optimized for minimum noise, (b) optimized for minimum power 
'-max 
(a) Optimized for minimum v^q (b) Optimized for minimum 
[iLim] Wi[|nm] 
Li[|im] 
WgflLim] 
1-2 im] 
VNO Pd[|LlW] Wi[|Lim] Li[|im] 
W2mm] 
Lg [|im] 
VNO 
pdim 
1 0 
0.2709 
1 0 
1 0 
4.876 
32.5 11.4 2 1 0 
1 0 
0.6604 63.0 84.1 
100 
23.69 
100 
100 
5.576 
9.61 99.6 2 100 
1 00 
66.04 23.5 8.41 
1000 
2365 
1000 
1000 
5.585 
3.04 994 2 1000 
151.4 
1000 73.8 0.841 
10000 
226500 
10000 
10000 
5.585 
0.960 9940 2 10000 
151.4 
10000 234 0.0841 
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The amplifier employing the above attenuator in the feedback loop has a gain of 
10. For the amplifier. 
, 2  
\  dv i  j  
=0.2094V"' from (2.94) and the signal to 2nd harmonic 
C? 
distortion ratio of the output is 85,6dB, for lOmV (0-P) input amplitude from (2.96), The 
output noise voltage of the amplifier is — • The maximum applicable input amplitude 
a 
to the amplifier is approximately 70mV (0-P). At this input amplitude, the signal to noise 
ratio is 74.2dB and the signal to 2nd harmonic distortion ratio is 68.7dB (0.037%) for the 
amplifier. STNR of the amplifier is 68.6dB at 50.3mV (0-P) input amplitude. 
2.4 Summing Attenuator 
The investigation in section 2.3 for Attenuator II showed the attenuator is useflil in 
realization of a finite gain amplifier in integrated circuits. It is as easy as in discrete 
circuits to overcome the offset problem inherent in Attenuator I. Even though the 
realization of a single input finite gain amplifier becomes convenient when using 
Attenuator I, a summing attenuator is necessary to realize versatile multiple input finite 
gain amplifiers in integrated circuits as easily as in discrete circuits. In this section, a 
summing attenuator suitable for this purpose is discussed. Attenuator II, which 
demonstrated usefijl characteristics as a single input attenuator, can be cascaded to form 
multiple input attenuators. By utilizing Attenuator I and the summing attenuator 
discussed in this section, it is possible to construct versatile multiple input 
summing/subtracting amplifiers in integrated circuits. 
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^DD 
—V, 
Figure 2.12: Circuit and block diagrams of summing attenuator 
2.4.1 Operation principle of snmming attenuator 
Figure 2.12 shows a two-input active linear inverting voltage summing attenuator 
which consists of two single cascaded input attenuator. For the summing attenuator, 
is used to control the output dc operating voltage and input signals are designated as l ) 
and P'j, It is possible to cascade more attenuators to make multiple (more than two) input 
summing attenuators. The fact the dc transfer flinction from Fb to Vo is also linear causes 
the cascaded attenuators to form a linear summing attenuator. It is noted that both and 
{'] are used as inputs to the attenuator consisting of Ml and M2. 
As Attenuator II, the summing attenuator works when all the MOSFETs Ml 
through M4 are operating in the saturation region. Thus, the dc transfer characteristic can 
be obtained by equating the drain currents in the saturation region for each attenuator. 
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Assuming the zero bias threshold voltages of the four MOSFETs are matched at I the 
four transistors are in the saturation region provided 
2y-/QN +7[yff+ ^ 'TON ~ < ^ < ^'DD + ^ 'T4 , (2.98) 
V-roN <^2 < Vn , (2.99) 
and the inequality (2.56) is met. By equating the drain currents of M3 and M4 given by 
w 7 
i l -^  
and 
w 
~ ~ ^ta)" ^ (2.101) 
ZL4 
where 
F7 4 = V-pof^ + r{^^+VB - V^) , (2.102) 
the dc transfer function between Vj and Tp is obtained as 
where 
JKLK . (2.104) 
-  ]iw4/l4 
Similarly, the dc transfer function between Fj and VQ is given by (2.60). Combining 
(2.60) and (2.103), gives the dc transfer characteristic of the summing attenuator, 5 (;, 
For the separate substrate case, 
^/i ~ "2(^2) ~ ^2^2 {^BB . (2.105) 
where the small signal attenuation factor for the input V2 is 
^2 - ~^2 (2.106) 
Equation (2.105) for the separate substrate case is a special case of 7=0 in (2.103) for the 
common substrate case. Similarly, for the separate substrate case, the dc transfer function 
between T] and fQ of the summing attenuator is given by (2.62), with a replaced by to 
denote the small signal attenuation factor for I] of the summing attenuator and a 
replaced by 5 ] to denote the dc transfer function between and I 'o of the summing 
attenuator where 
a ^ = - R ^ .  ( 2 . 1 0 7 )  
In the separate case, the attenuation factors are a=-R^ for Attenuator II, and cc^=-R^ and 
a2=-R2 for the summing attenuator. 
Combining (2.62) with a replaced by and (2.105), the dc transfer function of 
the summing attenuator is given by 
VQ . 5,,(F,, FJ = -ra, +a, (2.108) 
for the separate substrate case. 
Even when the substrates are common, the transfer characteristics between Fi and 
I'o and between Fj and Fo are nearly linear as shown in Fig. 2.13. This fact makes the 
circuit shown in Fig. 2.12 usefijl as a voltage summing attenuator. In calculating the dc 
transfer characteristic, the parameter values in Table 2,1, standard for a 2|.i CMOS 
process, were used. /^i=0.1149 and R2=0.]290 were used so that the small signal 
attenuation factors for P) and F2 are both -0.1. F^/j=5.712V was set such that, both input 
dc operating voltages are 2.5V. Therefore, F/JO=3.993V and the output dc operating 
voltage become 2.5 V. Figure 2.13 demonstrates the linear range when the input and 
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V2 m 
• -"T ' • |  - 1  -  1  1  ,  
V2=).5V 
V2=2.0V 
V2=2.5V 
V2=3.()V 
• 
^ V2=:^.5V 
—1 1 
2 ^ Vi [V] 
Figure 2 .13 ; dc transfer characteristics of summing attenuator 
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output operating voltages are 2.5V and each small signal attenuation factor for each input 
is -0.1. Figure 2.13 shows also the high degree of linearity of the transfer function. 
2.4.2 Harmonic and intermodulation analysis of summing attenuator 
To analyze the small signal attenuation factors, and the harmonic and 
intermodulation distortions of the summing attenuator, the dc transfer function given by 
(2.60) between V\ and Vo is expanded into a two-dimensional Taylor's series. Therefore, 
I] - V\() + V| and 1)^ = Vi^q + , the output voltage, I'o, is expanded as 
(2.109) 
where is given from (2.60), and 
(2.110) 
(2.111) 
and 
(2.112) 
Note, the small signal attenuation factor between the input F\ and the output given by 
(2.65) is controllable by adjusting while the small signal attenuation factor between F/j 
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and the output given by (2.110) depends only on process parameters. The small signal 
attenuation factor for is 1 for the separate substrate case. Even if the attenuation 
factor between Vb and the output is uncontrollable, it is a fact that the transfer 
characteristic for Vb is also very linear. This makes it possible to have a summing 
attenuator by cascading attenuators as shown in Fig. 2.12. Thus, the circuit shown in Fig. 
2.12 is an inverting voltage summing attenuator, when Vbb is used to control the output 
dc operating voltage and when V\ and V2 are used as inputs. 
On the other hand, if V2=V2o+Bs\n(02t, similarly to (2.68)-(2.71) 
f ^ \ r 
+ 
o y 
f  \  
b^nco-y! —!• 
i '  
\ ^ i~ j 
B~ COSLCOTT 
(2.113) 
where Vb - a2iV2) is the dc transfer function of the attenuator consisting of M3 and M4 
given by (2.103). In (2.113), 
and 
\dV-, J 
= -r ,  
- 1  
1 + r 
BQ J 
(2.114) 
(2 .115 )  
Substituting (2.113) into (2.109), the output of the summing attenuator, Vq , is given by 
vo=as(v, ,v2)  = a, iviq.vbg) + j  f B 
q " 0 
B-+. . 
5 1  
4* as\no)^t  3  o 3' ^ fisinw-,/ 
o a^ cos2(yi/ 3/. 0 
b^o 3", 
+ 
2 \ )  
^vr o 
3  
£iif 
^ 2 /  
B~ cos2(o-,/+. 
^v( ' ( )  \ 
V' 3\3'ij 
cos(<y I + ct;2)'+• 
(2.116) 
The first term in (2.116) is the total dc, the second term is the 'Uesired" signal, the third 
term is the harmonic distortion, and the fourth term is the intermodulation distortion of the 
output of the summing attenuator. From (2.116), it is seen that the second harmonic 
distortion also introduces an additional dc offset which will be generally very small. From 
the second term in (2.116), the small signal attenuation factor for T,, aj, is given by 
(2.65) and the small signal attenuation factor for V2 is given by 
or-) = f 1 + r 
2>TT-oqj 
1 + y 
bq 
. (2.117) 
Using the same summing attenuator the dc transfer characteristic was calculated 
and plotted in Fig. 2.13, the signal to 2nd harmonic distortion ratio is calculated as 
77.9dB, when both the input signal amplitudes are lOOmV (0-P) and when the frequency 
of both inputs are the same. 
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2.4.3 Noise analysis of summing attenuator 
Figure 2.14 shows a noise equivalent circuit of the summing attenuator based on 
noiseless transistors, output referred noise sources, and a simplified equivalent circuit. 
t 
Similar to (2.79), the output noise voltage (rms), VJ^Q , of the attenuator consisting of M3 
and M4 is given by 
V no -•  
SmA ?mhA SmA Smh4 
(2.118) 
where 
Sm4 
'  ^  da ^ 
^^asa^ 
- ^rON ~ ^BO ^ ~ ' (2.119) 
V DD 
M4 l~niT»j/i M2~|—li 
n 
^N2 ($) 
V O 
II— ,,— Ini 0 ^ HL ® 
MSJ—^ MlH 
X 
(a) 
So Sm2"^8mb2 
VW ^NO 
-e-
'N = V^Nl N2 + (gni2VNO )' 
(b) 
Figure 2 .14: (a) Noise equivalent circuit of summing attenuator based on noiseless 
transistors and output noise current sources, (b) noise small signal 
equivalent circuit 
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and 
Smh4 
f  s !  A 
- sm4 
8 ikfk ' i j j -^Q 
--krg,,,^  + ,2." 
^ox^j  
(. 8 ikfk ' iu^o 
'^/4 = + —^ ^27^ 
^ox^aj  
sm3 
a 
(2.120) 
( 2 . 1 2 1 )  
(2.122) 
(2.123) 
Then, from Fig. 2.14, the output noise voltage (rms), v^/o, of the summing attenuator is 
given by 
vno = - _ 
•^ln\+in2+ isml^no t  \  
r 2  T2  
+^A'2 + sm2 
smba'  
(^A'3 + ^A'4) 
go go gm2 gmh2 
sm2 
^ gm4 SmbA ^  V, 
?im2 gmb2 
(2.124) 
For given attenuation factors, r\  and ri  are determined. Then, the dimensions (w 
and l) of each MOSFET in the summing attenuator can be optimized for minimum output 
noise or for minimum power dissipation using the same scheme as discussed in section 
2.3.6 under the restrictions of (2.61) and (2.104). Consider a]=a2=-0.1 and the separate 
substrate case for the calculation of the output noise when it is minimized with the design 
scheme in section 2.3.6. R]=R2=0.L and Fbb-4.398V (Fbq=3.449V) for the same input 
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and output operating voltages. The parameter values in Table 2.1 are used. When the 
allowable maximum for L and W of the MOSFETs is 100|.im, the optimized sizes for 
minimum noise are ffi=^f3=15.59|.im, L\=L-s=W2=W4=\Q<d\im, and A2=/>4=6.415(.im. 
The summing attenuator consisting of these transistors has an output noise, vy^;, of 
1.7864X10--''V(rms) and power dissipation, of 131|.iW. Thus, when both input 
amplitudes are 0.7V (0-P), the maximum for V], DR=74.9dB. 
2.4.4 Frequency response analysis of summing attenuator 
Figure 2.15 shows the reduced small signal equivalent circuit of the summing attenuator 
for the case of a common substrate. Parasitic capacitances, other than the capacitances 
defined before, can be modeled as 
C, 
 ^ cidt. - ' 
^ ^ ^ D3 
[,, 1 mj { + 1 
<1>b _ (t>b _ 
mjsw 
(2.125) 
(2.126) 
and 
^7«4 -• 
/'./^.s'4 I ^\isir^\s4 2 CjW^L^ 
^'bq 
A/./ 
1 + 
V, bo 
mjsw 
hi  
q;i)2 = q)x^2^^d • 
1 + 
F; bo 
<!> 
(2.127) 
(2.128) 
(2.129) 
Solving the node equations at nodes 1 and 2 in Fig. 2.15, the small signal transfer flinction 
of the summing attenuator is obtained as 
--GD3 
'GS3 
Sm3 2 
^^BD^^GS4Z 
(Stn4^ +^BS4"*"^GD2) 
''"Smb4) 
-•GS2 © 
"O 
Sm2Vg 
'GDI 
^^BS2"'"^BD1 ^Sni2 
'^8mb2) 
'GSI 
gmlV) 
t_/> 
u> 
Figure 2.15: Small signal equivalent circuit of summing attenuator 
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! \ _ Uml ~ GiJl Xft + 2)''! C^') {^mS ~ •'''^ GD^XSfl + V;.V2)''2(-^') 
^V;vv - : ; 77 -,/ , , ;—vi ' (-iuu; 
+ ^'2^ 4) + 2^ ~ ^V;.s'2~ j 
where 
ft ~ f^m4 "*" ^nthA •• (2.1 J 1) 
^'2 = ^V;.s'4 + ^ /1V4 + ^ iun + ^ GS2 + ^  V;m ' (-•' -'-) 
 ^ 3 =  ^ G.SM +  ^ R<>4 +  ^ (;D3 + Oi/)3 +  ^ GDI (2.133) 
and 
^ 4 = ^ GSl + ^  as'2 + ^ V;/)l + ^7i/)l • (2-1 34) 
When the substrate is separate, c 1^1)2 replaces c^si-  ^ bd4 replaces Thus, 
^ ('/^V4 (2.132)-(2.134) and in Fig. 2.15 should be replaced by 
' respectively, where 
c 
c,a 
liD4 
j '^ im 
1 +  ^dd ~  ^'ro 
^[i  
MJ + -
^jsl i '^oa 
1 +  ^'dd ~ ^  
MJSW (2.135) 
A summing attenuator consisting of Ml 15.59(.imxlOO|im, M2 100|.imx6.415|am, 
M3 15.59|.innxl00i.im, and M4 I00|j.mx6.4l5i.im with separate substrates is used for the 
calculation of the 3dB bandwidth. The summing attenuator has a small signal attenuation 
factor of -0.1 for both inputs. The 3dB bandwidth simulated with the above model and 
the parameter values in Table 2.1 is 93.5Mhz, when a signal is applied to both inputs. In 
the calculation, / bo=5V and K/j/i=4.398V for V\o'=V2o=V()(f=2.S\ were used. The drain 
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and source diflFusion areas were assumed to be 15.59|.imx4|.im for Ml and M3, and 
100|.imx4|.im for M2 and M4. 
The summing and subtracting amplifier structures using the inverting attenuator 
and the inverting summing attenuator along with an op-amp are shown in Fig. 2.16. In 
Fig. 2.16, the circuit (a) functions as summing amplifiers and the circuit (b) functions as a 
subtracting amplifier. To derive the function of each circuit in Fig. 2.16, assume an ideal 
op-amp and a separate substrate case. If the substrate is common, the functions are more 
complicated. They use the bulk effect terms. 
For the circuit (a) in Fig. 2.16, the inputs to the op-amp are expressed as 
2.5 Summing and Subtracting Amplifiers 
(2.136) 
and 
1+ -  al 'ai  + {v/ i  -  {a+ \ )v| (2.137) 
By equating v. and v+, the outputs are given by 
a — 
V2 
V, o 
(a) (b) 
Figure 2.16; (a) Summing amplifier, (b) subtracting amplifier 
58 
I = —I I + —I 2 + — p '/i/i -1 « - (or 1 + ^ 2 - or + l)f ye; V } (2.138) 
or or or ^ V 
From (2.138), the circuit in Fig. 2.16 (a) is a summing amplifier with a wide range of 
available gain for each input. 
Similarly, for the circuit (b) in Fig. 2.16, the output is given by 
I o/i =—/ ] -{ 2 -I ji ~(^i +0^2 ~"0^ + O^ Vav) (2.139) 
0:2 (^2 <^2 .  
From (2.139), the circuit in Fig. 2.16 (a) is a subtracting amplifier with a wide range of 
available gain for each input. 
2.6 Multiple Input Summing and Subtracting Amplifiers 
It is possible to construct multiple (more than two) input summing and subtracting 
amplifiers. A three-input and a four-input summing amplifier using the two-input 
summing amplifier, shown in Fig. 2.16 (a) as a basic building block, are shown in Fig. 
2.17. For the three-input summing amplifier shown in Fig. 2.17 (a). 
or,,«^, Qr,,«-i or-.! 
" V, 4- I'. + ^ v, . (2.140) 
or^ -|Qr,-, 
For the four-input summing amplifier shown in Fig. 2.17 (b). 
Of[ ]Of -^[ g ! g ! t j o !  
V,, = " " V, + V, + V, + -- V, . (2.141) 
or^jo:,.- 0^/2^/3 
If the multiple input summing and subtracting amplifiers using the two-input summing 
amplifier as shown in Fig. 2.16 (a) are used as basic building blocks, it is possible to build 
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(a) 
Figure 2.17: Examples of multiple input summing amplifiers 
60 
to build diverse summing/subtracting amplifiers. Thus, these multiple amplifiers will have 
more complicated versatile fijnctions between the inputs and the output of the amplifiers. 
2.7 Experimental Characterization 
2.7.1 Experiments on attenuator 1 and amplifier employing it 
MOSFETs of different sizes were fabricated using a standard 2|.im CMOS process. 
Figure 2.18 shows the micrograph of the chip. The MOSFETs in the chip can be 
combined to form Attenuator I with a diverse attenuation factor. A lateral diffusion 
invariant layout scheme was used so the gains of the attenuator and amplifiers are not 
subject to the lateral diffusion of the drains and sources of the MOSFETs and the variation 
of the channel width. Figure 2.19 shows the measured dc transfer characteristic of the 
attenuator consisting of Ml (12nmxl0|im) and M2 (3f.imxlO|.im) when the substrate is 
common. VjyD was 5V in the measurement. The dc transfer characteristic exhibits a high 
degree of linearity for the input range of 2V to 5V. The small signal attenuation factor is 
0.07824, measured by applying a lOOmV (0-P) and IkHz signal to the input at an input dc 
operating voltage of 3.5V. To further investigate the linearity of the attenuator, a 
sinusoidal input of IkHz was applied at the 3.5V input dc operating voltage and the 
spectrum of the output was measured at different input amplitudes (0-P). The results are 
shown in Fig. 2.20. The signal to THD ratio was 76.0dB at lOOmV (0-P) input signal 
amplitude and gradually decreased as the signal amplitude increased. . Using the noise 
model developed earlier, the output noise voltage was calculated as 1.1228x10"-''V^^^g for 
a noise band of lOOHz to Imhz, the parameter values in Table 2.5, the dimensions of the 
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Figure 2.18; Chip micrograph 
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Figure 2.19: Measured dc transfer characteristic of Attenuator I 
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Figure 2.20. Measured signal to harmonic distortion ratios of the output of Attenuator 1 
as a function of input amplitude (0-P); ( ) signal to THD ratio, (o) signal 
to 2ndHD ratio, (+) signal to 3rdHD ratio, and (—) signal to noise-ratio 
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MOSFETs, the dc operating voltages, and 7'=298K. The output signal to noise ratio is 
shown in Fig. 2,20 as a function of input signal amplitude (0-P). From Fig. 2.20, the 
maximum of the signal output to the total non-signal output ratio, STNR, is 61.2dB at an 
input signal amplitude of 330mV (0-P). The power consumption at the input dc operating 
voltage of 3.5V was measured as 185|.iW. 
The amplifier shown in Fig. 2.5 was formed with the same attenuator characterized 
above and an LF351 op-amp. The measured dc transfer characteristic of the amplifier is 
shown in Fig. 2.21. The measured signal to THD ratio of the output, as a function of 
output amplitude (0-P) is shown in Fig, 2.22. The small signal gain at the 3.5V output dc 
operating voltage was measured as 12,72, when a IkHz input signal was applied such that 
the output signal of the amplifier was lOOmV. The signal to THD ratio of the output of 
the amplifier was 73.3dB at the output signal amplitude of lOOmV with the output dc 
operating voltage at 3.5V. Neglecting the noise from the op-amp, the output noise 
voltage of the amplifier is the gain of the amplifier times the output noise voltage of the 
attenuator, that is, 1.4282xlO-4Vrms T^he calculated signal to noise ratio of the output of 
the amplifier as a fianction of the output amplitude (0-P), is also shown in Fig. 2.16. From 
Fig. 2.22, the STNR is 60.2dB, when the output signal amplitude is 290mV." 
Table 2.5: Parameter set 
parameter value 
VroN 0.888 V 
Y 1.0826 V'^^ 
0.6 V 
K' 4.3465x10-' 
Cox 8.2414x10^ fW 
Kf 3xlO-^'' V^F 
4.5 
3.5 
> 
•*—I 
=] 
Q. 
-«—' 3 
o 
2.5 
0.1 0.05 0.15 0.2 0.25 0.3 0 
Input [v] 
Figure 2.21: Measured dc transfer characteristic of the amplifier employing Attenuator I 
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Figure 2.22; Measured signal to harmonic distortion ratios of the output of the amplifier 
as a fijnction of output amplitude: ( ) signal to THD ratio, (o) signal 
to 2ndHD ratio, (+) signal to 3rdHD ratio, and (—) signal to noise ratio 
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2.7.2 Experiments on Attenuator II, summing attenuator, and amplifier employing 
them 
Attenuator II, summing attenuator, and the amplifiers employing them were 
fabricated in a standard 2|im CMOS process. Figures 2.23 and 2.24 show a 
microphotograph of the chips for the separate substrate case and common substrate case, 
respectively. The chips includes Attenuator II's, summing attenuators, amplifiers 
employing Attenuator I, summing amplifiers employing Attenuator II, and the summing 
amplifier and subtracting amplifiers employing Attenuator II and the summing attenuator. 
The experimental results of the attenuators and amplifiers are presented. They 
were designed to achieve small signal gains in Tables 2.6 and 2.7. These attenuators and 
amplifiers were characterized by measuring small signal gain, dc transfer characteristics, 
and distortion spectrums of the outputs, by applying a 1 kHz sinusoidal signal and the dc 
operating voltage. Vod was 5V and the Vb and Vbb were set to the values shown in 
Tables 2.6 and 2.7 to have the output operating voltages as shown. The measured small 
signal gains are compared with the designed gain. The process-dependent parameters 
used are given in Table 2.8. The error between the measured and calculated gain ranges 
was 0.2-1.9% for the separate substrate cases and 2.1%-5.3% for the common substrate 
cases. Note, from Table 2.7 that the output operating voltage of the summing attenuator 
when the substrate was common and the threshold voltages of M4 and M2 were large was 
1.884V, since it was impossible to raise it to 2.5V, the same as the input operating 
voltage. A fiirther increase of Vbb to obtain the output operating voltage of 2.5V, forces 
M4 in the summing attenuator leave the saturation region. Even though the output 
operating voltage of the summing attenuator to cannot be equal to the input operating 
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Figure 2.23. Chip micrograph, separate substrate 
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Figure 2.24. Chip micrograph, common substrate 
Table 2.6. Bias voltage and comparison of simulated and measured gain, 
separate substrate case 
measured bias voltage [V] small signal gain 
operating vol. vb vbb simulated measured error [%] 
input output input 1 input 2 input 1 input 2 input 1 input 2 
attenuator 2.5 2.5 3.732 -0.2357 -0.2330 1.14 
amplifier 2.5 2.5 3.736 -4.243 -4.273 0.71 
summing 
attenuator 
2.5 2.5 4.984 -0.2357 -0.2357 -0.2337 -0.2352 0.85 0.22 
summing 
amplifier 2.5 
2.5 3.738 4.989 1 1 1.006 1.014 0.60 1.40 
differential 
amplifier 2.5 2.5 2.231 3.476 1 -1 
0.9807 -1.005 1.93 0.50 
Table 2.7: Bias voltage and comparison of simulated and measured gain, 
common substrate case 
measured bias voltage [V] small signal gain 
operating vol. Vb Vbb simulated measured error [%] 
input output input 1 input 2 input 1 input 2 input 1 input 2 
attenuator 2.5 2.5 5.221 -0.4221 -0.4035 4.42 
amplifier 2.5 2.5 5.225 -2.369 -2.466 4.12 
summing 
attenuator 
2.5 1.884 7.669 -0.4092 -0.3174 -0.3933 -0.3266 3.89 2.92 
summing 
amplifier 2.5 2.5 
4.407 1.669 -0.9998 0.7753 0.9788 0.7928 2.10 2.25 
differential 
amplifier 2.5 2.5 2.847 5.674 1.348 -1.349 1.280 1.277 5.07 5.32 
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Table 2,8: Parameter set 
parameter value parameter value 
K <  4.471x10'^ L D  0.2741 iim 
Cox 8.361x10"^ F/m^ C j  3.887x10^ F/m^ 
Vton 0.8657 V h 0.8 V 
r 1.295 V^'^ MJ 0.4466 
<P 0.6 V Cjsw 6.062x10''° F/m 
3x10'^^ V^F MJSW 0.3269 
voltage at 2.5V, it is still possible to make the amplifiers employing it have an output 
operating voltage of 2.5V. Thus, the output of the summing attenuator is always input to 
the op-amps forming the amplifiers. Note from Table 2.7 that when the substrate is 
common, the necessarily Vpu for the summing attenuators, which forms the summing 
amplifier and the differential amplifiers, are larger than Vpi). If the use of a power supply 
larger than Vop needs to be avoided, a voltage shifter can be inserted between the 
attenuators, forming a summing attenuator to reduce the necessary Vg/j. With the voltage 
shifter between attenuators, it is possible to construct a multiple input (more than 2) 
summing attenuator with a finite voltage for Vbb-
Figures 2.25-2.34 show the measured dc transfer characteristics of the attenuators, 
amplifiers, and the output distortions as a fiinction of the input amplitude (0-P) for the 
attenuators and as a fianction of output amplitude (0-P) for the amplifiers. For the 
summing amplifiers, the distortions are shown as a fijnction of the output amplitude (0-P) 
due to input 1. In the distortion spectrum measurements, the 1 GHz sinusoidal signal was 
applied for the first input and 13 Hz sinusoidal signal was applied for the second input (if 
any) at 2.5V dc voltage. The output spectrums at different inputs (for the attenuators) or 
output amplitudes (for the amplifiers) were measured. Using the models developed earlier. 
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the signal to noise ratios were calculated for the parameter values in Table 2.8, a noise 
band of lOOHz-lMHz, and 7-298K. The results are shown along with the measured 
signal to distortion ratios as a Sanction of signal amplitude (0-P) in Fig. 2.25-2.34. 
Table 2.9 summarizes the performances of the attenuators and amplifiers tested. It 
lists the calculated output noise voltage, signal to total distortion ratio at lOOmV (0-P) 
(input amplitude for the attenuators and output amplitude for the amplifiers), STNR using 
the calculated output noise and measured signal to total distortions, and the signal 
amplitude (0-P) (input amplitude for the attenuators and output amplitude due to Vi for 
the amplifiers) for the maximum output signal to non-signal output ratio. 
In these experiments, the dimensions of the attenuators were W^i=ff3=6|.im, 
Ai=A3=8|.im, W^2-^4=108|.im and Z2=/'4=8nm for all separate substrate cases, and 
fKi=W^3=6(.im, Z|=/.3=8|a,m, W2=W4=\8\im and L2=Lif=%\\.m for all common substrate 
cases. A lateral diffusion invariant layout scheme was used so the gains of the attenuator 
and amplifiers are not subject to the lateral diffusion of the drains and sources of the 
MOSFETs. 
In general, spectrum measurements showed that when the dimensions of the 
MOSFETs forming the attenuators are the same, the signal to distortion ratios for the 
separate substrate case were l-2dB better than those for the common substrate case. This 
slightly better performance of the separate substrate case is attributed to the fact that, if 
the dimensions are the same, the attenuator with a separate substrate has a slightly larger 
attenuation factor. Thus, the attenuator with a larger gain showed a better linearity. 
Besides attenuators with separate substrates have an advantage over the attenuators with a 
common substrate. We can more precisely control the attenuation factor of the attenuator 
with a separate substrate independent of the process parameters. If the dimensions of the 
MOSFETs forming the attenuator are the same, the linearity performance of the attenua-
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Figure 2 25: Measured characteristic of Attenuator II, separate substrate: 
(a) dc transfer characteristic. 
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Figure 2.25: (continued) (b) Output distortion: ( ) signal to THD ratio, 
(—) signal to noise ratio 
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Figure 2.26: Measured characteristic of Attenuator II, common substrate: 
(a) dc transfer characteristic. 
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Figure 2.26: (continued) (b) Output distortion: ( ) signal to THD ratio, 
(—) signal to noise ratio 
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Figure 2.27; Measured characteristic of amplifier employing Attenuator II, 
separate substrate: (a) do transfer characteristic. 
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Figure 2.27. (continued) (b) Output distortion: ( ) signal to THD ratio, 
(—) signal to noise ratio 
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Figure 2.28: Measured characteristic of amplifier employing Attenuator II, 
common substrate: (a) dc transfer characteristic. 
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Figure 2.28: (continued) (b) Output distortion: ( ) signal to THD ratio, 
(—) signal to noise ratio 
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Figure 2.29: Measured characteristic of summing attenuator, separate substrate; 
(a) dc transfer characteristic, 
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Figure 2.29: (continued) (b) Output distortion: ( ) signal to TD ratio, (o) signal to THD ratio, 
(+) signal to TID ratio, (—) signal to noise ratio 
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Figure 2.30: Measured characteristic of summing attenuator, common substrate: 
(a) dc transfer characteristic. 
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Figure 2 30 (continued) (b) Output distortion: ( ) signal to TD ratio, (o) signal to THD ratio, 
(+) signal to TID ratio, (—) signal to noise ratio 
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Figure 2 .31: Measured characteristic of summing amplifier, separate substrate: 
(a) dc transfer characteristic. 
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Figure 2.31: (continued) (b) Output distortion: ( ) signal to TD ratio, (o) signal to THD ratio, 
(+) signal to TID ratio, (—) signal to noise ratio 
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Figure 2.32: Measured characteristic of summing amplifier, common substrate: 
(a) dc transfer characteristic. 
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Figure 2.32: (continued) (b) Output distortion: ( ) signal to TD ratio, (o) signal to THD ratio, 
(+) signal to TID ratio, (—) signal to noise ratio 
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Figure 2.33: Measured characteristic of subtracting amplifier, separate substrate: 
(a) dc transfer characteristic. 
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Table 2.9: Attenuator/Amplifier performance summary 
/?i=i?2=0.2357 
Separate Substrate 
/?i= ^2=0.5774 
Common Substrate 
output 
noise 
S/TD at 
lOOmV 
(0-P) 
[dB] 
output 
STNR 
[dB] 
optimal 
sig. amp 
(0-P) 
[mV] 
output 
noise 
[M-^rms] 
S/TD at 
lOOmV 
(0-P) 
[dB] 
output 
STNR 
[dB] 
optimal 
sig. amp 
(0-P) 
[mV] 
attenuator 12.12 53.3 55.1 57.2 29.17 63.2 58.6 123 
amplifier 51.99 52.6 54.1 56.5 72.44 63.8 58.9 129 
summing 
attenuator 
16.78 50.8 54.1 49.7 36.4 59.8 56.7 98.7 
summing 
amplifier 
88.69 45.3 50.3 40.7 110.2 58.4 55.0 98.6 
differential 
amplifier 87.88 
>70 63.1 249 119.7 >80 66.2 482 
95 
tors and amplifiers are similar when the substrates are separate and when the substrates are 
common. The experimentally characterized performance of the attenuators and amplifiers 
when R is small (7^=0.2357) was shown with the separate substrate cases, and the 
performance when R is large (7^=0,5573) was shown with the common substrate case. 
2.8 Conclusions 
Versatile finite gain amplifiers especially suitable for monolithic applications were 
presented. The versatile finite gain amplifiers were realized by employing active voltage 
attenuators consisting of MOSFETs in the feedback path of an operational amplifier. The 
attenuators included two different types of single input attenuators and a summing 
attenuator evolved fi-om one of the single attenuators. The summing attenuator is 
expandable to multiple input summing attenuators. The amplifiers realizable with the 
attenuators and operation amplifiers are two different kinds of single input finite gain 
amplifiers, a summing amplifier and a differential or subtracting amplifier. Combining the 
amplifiers, it is possible to construct multiple input summing/subtracting amplifiers. The 
attenuators and amplifiers were analyzed for the dc transfer characteristics, harmonic and 
intermodulation distortions, output noise voltage, and frequency response. The design 
methods of the attenuators for minimum noise or for minimum power consumption were 
discussed. The simulation results using the analyses were presented. The actual 
performance of the attenuators and amplifiers were characterized with experiments. In the 
experiments, the linearity and the range of the linear region of the attenuators and 
amplifiers were first characterized by measuring the dc transfer characteristics. Then, the 
accuracy of the gains of the attenuators and amplifiers was verified by comparing the 
measured gains with the simulated gains using the models developed. Finally, the degree 
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of linearity as a function of the input or output voltage range was characterized by 
measuring the harmonic and intermodulation distortions as a function of the input or 
output amplitude. 
The active attenuators have many attractive characteristics, including a small size, 
nearly infinite input impedance, low power consumption, and offset adjustability 
independent of the attenuation ratio. It is believed that attenuators with these merits and 
the versatile finite gain amplifiers realized with the attenuators should find applications in 
mixed-signal integrated circuits. 
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CHAPTER 3. A CHARGE CONSERVING MACROMODEL FOR MOSFETS 
3.1 Introduction 
In this chapter, a charge conserving macromodel for MOSFETs suitable for 
simulating the charge injection behavior of MOSFET switches is presented. In analog and 
mixed-signal MOS integrated circuits, switches designed to exploit the inherent switching 
characteristics of MOSFETs have been widely used. The circuits are descriptively termed 
as MOS switches. The major limitation of the MOSFET switch is that it disturbs the 
adjacent node voltages when it is turned off. The disturbance is due to two factors, 
injection of the channel charge in the switching transistor when the MOSFET switch is 
turned off, and coupling through the gate-drain/source overlap capacitances. These non-
idealities, which are often described as clock-feed-through (CLFT) effects, degrade the 
performance of circuits using MOSFET switches. 
This non-ideal behavior of the MOSFET switch and techniques to compensate the 
disturbances have been investigated [13-20]. Models for MOSFETs that can be used to 
simulate the charge injection behavior have been developed [21-30]. The nature of the 
models is summarized in Table 3.1. The models in [21, 23] are a 50-50 split lumped 
numerical model and do not take into account the bulk-channel and bulk-source/drain 
capacitances and leakages of charge to bulk. Lumped models become inaccurate as the 
switching time is reduced close or below the intrinsic carrier transition time. The effects 
Table 3 .1: Comparison of MOSFET models for simulation of charge injection effects 
Reference Type 
Channel 
capacitance Partitioning 
Bulk-channel 
capacitance 
Bulk-channel 
leakage 
Bulk-
source/drain 
capacitance 
Bulk-
source/drain 
leakage 
Tested 
maximum 
ramping rate 
[21] Numerical Lumped 50-50 split No No No No 5x10* V/s 
[22 ]  Numerical Distributed Automatic No No No No 
[23] Numerical Lumped 50-50 split No No No No 5x10* V/s 
[24] Numerical Distributed Automatic Yes Yes No No 8x10'V/s 
[25] Numerical Two-Lumped Automatic No No No No 8.9x10'V/s 
[26] Analytic Lumped 50-50 split Yes No Yes No IxlO'V/s 
[27] Analytic Lumped 50-50 split No No No No 
[28] Analytic Lumped 50-50 split No No No No 3.3x10'V/s 
[29] Analytic Lumped Manual No No No No 
[30] Numerical Lumped Manual Yes Yes Yes Yes 
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of the bulk-channel capacitance and the leakage from the channel to the bulk becomes 
significant at high switching speeds. The gate-channel capacitance in the numerical mode! 
in [22] is distributed, but the model also does not include the bulk-channel and bulk-
source/drain capacitances and leakages of charge. The distributed, numerical model in 
[24] takes into account the bulk-channel capacitance, but the implementation of the model 
is difficult. The two-lumped model in [25] was proposed to overcome the inefificrency of 
the model in [24], but it neglected the bulk-channel capacitance and the leakage from 
channel to the bulk. Thus, this model becomes inaccurate when the switching time is 
reduced to the level of the carrier transition time. The models in [26-29] are analytical, 
offering simplicity in implementing the models, but these models are lumped models which 
are accurate only when the switching speed is slow. The numerical model in [30] has been 
implemented in SPICE, but this model is a lumped model, where the partitioning of the 
channel charge to the drain or source must be manually input. The analytical or numerical 
models are difficult to use if the circuit involving MOSFET switches is not trivial. In cases 
where the switch circuit is very simple, the accuracy of existing models is not sufficient for 
high performance application. An accurate macromodel, which is easily implementable in 
standard simulators like SPICE, offers potential for substantial improvements in modeling 
accuracy and offers potential for accurately simulating the switching behavior of circuits 
employing MOSFET switches. 
The gate-channel capacitance, the cause for the channel charge injection, is 
geometrically distributed and not accurately modelable with a lumped transistor model. In 
actual circuits with MOSFET switches, the partitioning of a channel charge injected into 
the drain or source nodes depends on the conditions in the channel and at the nodes. 
These conditions are the time-varying conductance of the MOSFET switch during the 
turn-off transient, signal level, and the impedances at each node around the MOSFET 
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switches. When the switching speed is very fast, the effect of the time-varying capacitance 
between the bulk, the channel, and the leakage of the channel charge to the bulk becomes 
significant. The existing models, which conserve charge at the device terminals, require a 
manual preset input for the partitioning of the charge injected [29, 30] or divide the gate-
channel capacitance and lump it at the drain and source nodes. These models are not 
adequate to accurately simulate the charge injection behavior of MOSFET switches and 
simulate the effectiveness of compensation schemes. 
Thus, even though research on MOSFET switches and on compensation 
techniques for switch-induced disturbances in the MOSFETs is extensive, a practical 
model suitable for the simulation of the non-ideal behavior of circuits employing MOSFET 
switches has not been developed yet. The development of high-precision high-speed 
circuits such as sample-and-hold circuits, high resolution ADC's, and many other high 
precision high speed switched-capacitor or switched-current circuits demands a model that 
can accurately simulate the capacitive behavior as well as the conductive behavior of the 
switches. 
In this chapter, solid state physics for MOSFETs and the disturbance induced by 
the MOSFET switch are reviewed using a simple sample-and-hold circuit. A charge 
conserving macromodel for MOSFETs is proposed. The macromodel is compared with 
SPICE models, including a level 2 charge conserving model. The accuracy of the 
macromodel is verified by experimentally measuring the clock-feed-through error voltage 
of a simple sample-and-hold circuit and comparing the results with the simulation results 
using the macromodel. The macromodel should be accurate even at higher switching 
speeds, because of its distributed nature, its ability to simulate the junction-like 
capacitance between the bulk and the channel, and its ability to simulate the leakage 
current into the bulk. 
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3.2 Qualitative Review of the Behavior of the MOSFET Switch 
In this section, the mechanism which maices a MOS switch disturb the adjacent 
node voltages during the turn oflF transient period is reviewed using a simple sample-and-
hold circuit. This circuit consists of an n-channel MOSFET switch and a holding 
capacitor as shown in Fig. 3.1 (a). As shown in Fig. 3.1 (b), the gate voltage is assumed 
to be a linear ramp where ti is the time when the MOSFET switch is at its threshold 
voltage. Prior to t\, we assume the switch has been turned on for a sufficiently long time 
with the gate voltage of Vqon SO the voltage across the holding capacitor has settled at VS 
within a specified settling error. At t\, charge is stored not only in the holding capacitor 
but also in the parasitic capacitances in the MOS switches; gate-channel, bulk-channel, 
bulk-source, bulk-drain junction, gate-source, and gate-drain overlap capacitances. The 
parasitic capacitances of n-channel MOS transistors are shown in Fig. 3 .2. The distributed 
bulk-channel capacitance is assumed to be lumped and depicted by the capacitor The 
'GON 
'GOFP 
(a) (b) 
Figure 3.1: (a) Sample-and-hold circuit consisting of an n-channel MOSFET switch 
and a holding capacitor, (b) gate voltage during turn off period 
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bulk-channel capacitance is a voltage-dependent junction-like capacitance. 
When the voltage between the gate and the source is above the threshold, the 
charge in the channel, due to the gate-channel capacitance, is the accumulated minority 
carriers as a result of the inverted semiconductor beneath the gate oxide. The charge in 
the semiconductor beneath the gate oxide, due to the channel-bulk capacitance, is the 
ionized dopants in the semiconductor. This is a result of the depletion of the majority of 
the carriers in the depletion region by the influence of the gate voltage. The net charge in 
the channel is the charge due to the channel-bulk capacitance minus the charge due to the 
gate-channel capacitance. This net channel charge is negative for the n-channel and 
positive for the p-channel. 
When the gate-source voltage is below the threshold, the channel charges due to 
the gate-channel capacitance and the bulk-channel capacitance cancel each other. 
Therefore, the net channel charge is zero in the quasi-steady state. Either below or above 
'GSO 
.n+ 7 
-BSJ 
'BC 
Cgc 
D 
-PGDO 
=¥• 
'BDJ 
B 
Figure 3.2; Parasitic capacitances in MOSFETs, shown for an n-channel device 
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threshold, the sum of the net channel charge and the charge in the depleted semiconductor 
should balance exactly the charge on the gate, due to the gate-channel capacitance in the 
quasi-steady state. 
Figure 3.3 shows the energy band diagrams of an n-channel MOSFET at the 
threshold (a) when Fs/i^O and (b) when Vsii>0 in the quasi-steady state inside the 
semiconductor. The energy band diagrams exhibit the junction capacitances between the 
bulk and the source/drain, and the bulk-channel junction-like depletion capacitance, in 
Fig. 3 .3, (t> is the surface potential required for the onset of inversion and is the built-in 
potential of the bulk-source/drain junction. As the gate-source voltage increases from 
zero toward the threshold voltage, the energy band of the substrate bends and the 
negatively charged depletion region (p-type substrate) widens. Note, until the gate-source 
voltage reaches the threshold voltage, accumulation of the minority carriers beneath the 
gate oxide is impossible, even though a lateral potential valley beneath the gate oxide 
exists. Because the potential at the valley is still higher than the potential at the source 
and drain for the minority carriers, the minority carriers (if any) will be spilt laterally to the 
drain and source. As the gate-source voltage increases over the threshold, the energy 
level of the valence band edge of the semiconductor beneath the gate oxide is no longer 
higher than that of the n+ semiconductor of the source and drain. Now, the abundant 
electrons in the n+ soui ce region will flow into the region beneath the gate oxide, forming 
the channel, a thin layer of the accumulated minority carriers. As the gate voltage 
increases further over the threshold voltage, the energy band of the substrate does not 
bend any flirther, that is, it is virtually pinned at the state shown in Fig. 3.3. A little more 
bending will be enough to accommodate a layer of large amount of negative charge 
because of the high density of electron states in the valence band, since the vertical electric 
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Figure 3.3: Energy band diagrams of an n-channel MOSFET inside the semiconductor 
along line a-a' and along line b-b'; (a) When Ksb=0, (b) Vsfi>^ 
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field across the gate oxide attracts the electrons and keeps them in the channel. 
Now consider what happens when the MOSFET switch is turned off, that is, when 
the  gate voltage falls from VGON toward the threshold voltage (between t\ and h). Here, 
the discussion is divided into two extreme cases: 1) the gate voltage falls slow enough 
such that as the gate voltage falls, the channel charge exits to either drain or source 
quickly enough to keep a quasi-steady state throughout the turn off period. And, 2) the 
gate voltage falls fast such that the charge in the channel cannot exit completely to either 
drain or source quickly enough to keep a quasi-steady state. In the latter case, the charge 
in the depletion region underneath the channel decreases in response to the gate-bulk 
voltage decrease. The depletion charge is ionized dopants and the change in the depletion 
charge involves movement of the majority of the carriers which is prompt. In this case, 
some of the channel charge leaks into the bulk during the turn off and the following 
transient period, because the potential barrier between the channel and the bulk is lowered. 
This leakage of charge into the bulk due to a fast gate voltage is called the charge 
pumping effect [31]. If the potential difference between the channel and bulk is reduced 
because of the reduced depletion region before the channel charge exits along the channel, 
as the gate voltage falls, some of the minority carriers in the channel leak into the bulk and 
recombine with the abundant majority carrier in the bulk. Because the fast surface states 
are passing through the Fermi level, some of the minority carriers recombine via the fast 
surface states. Both types of recombinations contribute to the charge pumping effect. 
In the former case where the exit of the channel charge is prompt enough as 
compared to the speed of the gate voltage, the gate voltage falls from VQUN toward the 
threshold voltage. The minority carriers in the channel respond and quickly exit to the 
drain or source along the potential valley, where the depth is unchanged until the gate 
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voltage is decreased to the threshold voltage (the depletion region remains unchanged). 
Thus, between /i and (i, the inside of the transistor is in a quasi-steady state. Only after 
the gate voltage reaches the threshold voltage, by which time the minority carrier channel 
charge has completely exited to the drain and source, the depletion width starts to 
decrease in response to the further decrease of the gate voltage. The minority carriers are 
not lost into the bulk because of either recombination in the bulk or in the surface states 
(no charge pumping effect). 
In any intermediate case between the two extreme cases during the period between 
t\ and ti, the injected charge from the channel of the MOSFET switch to the holding 
capacitor is a source of error in the sample-and-hold circuit. In addition to this error, 
some of the charge on the gate-drain and gate-source overlap capacitances is also injected 
in response to the variation of the gate voltage, and the part of the injected charge to the 
holding capacitor is also a source of the error. If the disturbance in the voltage across the 
holding capacitor due to the injected charge during the period between l\ and /2 is not 
negligible, the voltage-dependent source-bulk and drain-bulk junction capacitances will 
also inject a charge in response to the variation of voltage at the drain and source. This is 
another source for the error of the sample-and-hold circuit. However, in a good sample-
and-hold circuit and in the cases where the gate voltage is not extremely fast, the voltage 
along the source, channel, and drain should be constant. Thus, the effect of the injected 
charge from the junction capacitances should be relatively small. 
Now, once Vc, reaches the threshold voltage, the transistor is turned off except for 
a small subthreshold current. Then, the circuit shown in Fig. 3.1 (a) can be simplified as 
shown in Fig. 3.4, during the period between /2 and IT, ignoring the small leakage current. 
Figure 3 ,4, shows the gate is coupled with the drain through the gate-drain overlap capaci­
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tance. As the gate voltage decreases further from the voltage at the threshold, the drain 
voltage as a function of the gate voltage is given by 
Vd ( I) ' Vo ( I2 ) + - — { r a U ) - y „ ( ' 2 ) )  •  (3 1) 
^ GDU BDJ +'-/i 
From (3.1), it is noted that as the gate voltage decreases, the drain voltage also linearly 
decreases. The second term in (3.1) is another error due to the gate-drain overlap 
capacitance that the MOSFET switch introduces to the sample-and-hold circuit during the 
period between and /3 (while the gate voltage decreases below the threshold). 
V. 
-GDO I 
V GOFF-
'BDJ 1^2 ^3 
t 
Figure 3 .4: An simplified circuit of the circuit shown in Fig. 3 .1 (a) during the period 
between t2 and 
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3.3 A Charge Conserving Macromodel for MOSFETs 
When SPICE performs a transient analysis, the charge in the parasitic capacitances 
of MOSFETs is not conserved, except when the level 2 model is used with an XOC value 
less than 0.5. This is a flag to activate the charge conserving model [31]. Even when the 
charge conserving model is used, the partitioning of the stored charge to drain or source 
must be manually input. It is undecided by the time-varying conditions in the circuit, 
including the MOSFETs. 
In SPICE, the conductance of MOSFETs is well modeled [45-47], but the 
capacitive characteristics of MOSFET models have the limitation mentioned above. To 
overcome this problem and to provide an effective means for simulating the charge 
injection effect of MOS switches, the macromodel shown for n-channel MOSFETs in Fig. 
3.5 is proposed [39, 40] based on the nature of the parasitic capacitances in MOSFETs 
discussed in the previous section and utilizing the conductance models in SPICE. This 
macromodel can be used directly in standard circuit simulators such as SPICE. 
The («+l) MOSFETs in the circuit shown in Fig. 3.5 are used to model the 
channel conductance. They should be parasitic capacitance free, which is possible to 
implement in SPICE. All the parasitic capacitances shown in Fig. 3.2 are accounted for 
with external capacitors and diodes which inherently conserve a charge. If the channel 
dimension of the actual transistor to be modeled is WxL with lateral diflfijsion of Lo. the 
channel dimension of each of the MOSFETs, Mi, M2 M^, M;,+i, in the macromodel 
should be Wx{(L-2Lf))f{n^^)} with zero lateral diffusion such that the series connection of 
-GDO 
•D 
DBDJS DgQjh 
1 1 0  
the (/7+1) MOSFETs can model the conductance of the MOSFET of IVxL with lateral 
diffusion of LD- Because a MOSFET is modeled with divided MOSFETs connected in a 
series, the impedances seen from a point in the channel in both lateral directions by the 
charge at that point in the channel is appropriately accounted for in the macromodel. 
The capacitors Cqso and C^do model the overlap capacitances between the gate 
and source, and between the gate and drain, respectively. 
The n capacitors, Cav/\ '=1 model the distributed parasitic gate-channel 
capacitance. The capacitance of each of the n capacitors should be the same and should 
be the total gate oxide capacitance of the actual MOSFET divided by «. such that the total 
is the same as the gate-channel capacitance of the actual MOSFET. 
The diodes DusJh and DBS.IS model the bulk-source junction of the actual 
MOSFETs for both the junction capacitance and the leakage current. Dssjh is the bottom 
junction and DBS.IS is the sidewall junction between the bulk and source. Similarly, 
and DBDJS model the bottom and the sidewall junction between the bulk and drain of the 
actual MOSFETs. 
The diodes, Daci, /=1,...,/', model the distributed depletion capacitance between 
the bulk and channel, and the leakage current between the channel and bulk (possible 
charge pumping into the bulk at high speed switching). For the total capacitance of the n 
DBC'S to be the same as the bulk-channel capacitance of the actual MOSFET, the dc zero 
bias capacitance of each n diode should be 1/// of the bulk-channel capacitance of the 
actual MOSFET at the onset of inversion. The diode junctions should be one-sided and 
abrupt with built-in potential of which is the surface potential at the onset of inversion 
of the actual MOSFET. The dc zero bias junction capacitance, CBcu(h of the AiO, is 
related to the Cgxi by [48] 
I l l  
(3.2) 
When the macromodel is implemented in SPICE, the small signal zero bias junction 
capacitance is an input parameter for diodes half of the dc zero bias junction capacitance 
as given by (3.2). 
To compare the MOS structure and the capacitor-diode structure shown in Fig. 
3.6, first consider the voltage at the node G in the MOS structure when the voltage 
between node Cj and node B is and the charge at node C; is -OQ^. Assuming zero flat 
band voltage. 
where CQCI is the oxide capacitance of the MOS structure. On the other hand, in the 
capacitor-diode structure, when the voltage between node Cj and node B is V(-gj and the 
net charge at node C; is -Qct, 
^GCi - ^ Th + 77^ - + VcBi + 
^GCi ^GCi 
(3.3) 
and 
- ^ CBi +<I> + Y + ^CBi + (3.4) 
G 
oxide 
Ci 
BCUQ 
semiconductor 
p-lype 
B (a) 
(b) 
Figure 3.6: (a) MOS structure, and (b) capacitor-diode structure 
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i + 'iw 
V ^ y 
where the built-in potential of the diode is the same as the surface potential of the MOS 
structure. Using (3.2) and (3.5), 
K;(  •/ = 7 yl' /> + Km + 77^ (^ •^) 
^ c;A7 
and 
Km = K-Bi + y Km + 7^^ • (3-7) 
^ aw 
When CQ('r^ ()Xr (^-4) and (3.7), we observe the voltage at node G in the capacitor 
diode structure is (j) less than the voltage at node G in the MOS structure at the same 
charge condition and Fc/j,. 
In practical MOSFETs, at zero bias between the gate and the bulk, the energy 
band in the semiconductor exhibits some bending. The two main causes are the work 
function difference of the materials forming the gate and the bulk, and the fixed interfacial 
charge at the semiconductor-oxide interface. The flat band voltage, F/ k, is defined to be 
the gate-bulk voltage required to flatten the energy band in the bulk of practical 
MOSFETs and obtained from 
^'TO.practical ~ ^ ~ 7• (3-8) 
In the capacitor-diode structure, this non-ideality does not exist. 
Thus, in the macromodel, the voltage at the top of the oxide capacitors should be 
Kulj - 'I'^^'FB '®ss than the gate voltage of the MOSFETs to simulate the conductance 
characteristic and the capacitive characteristic simultaneously. This voltage difference is 
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taken care of by the voltage source of ^ + Vp-j^ in the macromodel, assuming the 
fixed interface charge is constant regardless of the variation of the gate. 
In this macromodel, the conductance along the channel is modeled with the SPICE 
MOSFET models and the distributed capacitances along the channel are modeled by the 
distributed capacitors and diodes along the channel. The non-linear junction capacitances 
and the depletion capacitance between the bulk and channel are modeled by the 
capacitance of junction diodes. Because of the distributed nature, the macromodel should 
simulate the charge injection behavior of MOSFETs, even at a very high turn off speed, 
and should also be able to simulate the charge pumping behavior which can be significant 
at a high switching speed. Because all the capacitances shown in Fig. 3.2 are effectively 
modeled, the macromodel should be accurate. The macromodel is easy to use because it is 
easily implemented in standard circuit simulators such as SPICE. A subroutine 
implementation of the macromodel using 5 divided capacitors to model the gate oxide 
capacitance («=5) directly usable in a SPICE input file is shown in Fig, 3.7. 
In the implementation, SPICE level 1 model is used for the MOSFETs in the 
macromodel to model the conductance of the actual MOSFET. Note that in the .model 
statement for the MOSFETs in the macromodel, the substrate junction saturation current, 
/<;, is set to zero, because the leakage current at the drain and source to the bulk is 
modeled by separate diodes in the macromodel. Lambda is set to zero because, when the 
macromodel is used to model a MOSFET switch, the MOSFET switch is mostly in the 
ohmic region. In the ohmic region, there is no physical justification to include the channel 
length modulation which is unnegligible and taken care of by lambda in the saturation 
region. If we input a value for Lambda to more accurately simulate the conductance of 
the MOSFET in the saturation region which is passed very instantly by the MOSFET 
switch, SPICE reduces the conductance of the MOSFET in the ohmic region to have a 
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.subckt Macro 12 3 100 (ol ow) 
.pa ram p1 dl=ol/6 darea= =ol/5*ow jarea=5.51e-6*ow jperi=11.2e-6+2*ow 
Dbdjb 100 1 Djb 
Dbdjs 100 1 Djs 
Cgdo 1 2 Gov 
X1 1 2 4 100 202 submac (pi .d! ow) 
X1 4 2 5 100 202 submac (pi .d! ow) 
X1 5 2 6 100 202 submac (pi .di ow) 
X1 6 2 7 100 202 submac (pi .di ow) 
X1 7 2 8 100 202 submac (pi .di ow) 
M6 8 2 3 100 nm I=p1.dl w=ow 
Cgso 3 2 Gov 
Dbsjs 100 3 Djs 
Dbsjb 100 3 Djb 
Vadj 2 202 do 0.5951 
.subckt submac 1 2 3 100 202(dlow) 
Msub 1 2 3 100 nm I=p1.dl w=ow 
Coxsub 3 202 Cox 
Dbcsub 100 3 Dbc 
.ends 
.model nm nmos kp=p5.kpd vto=p3.vto gamma=p3.gamma phi=p3.phi 
+ is=0 
.model Gov c 2.833e-10*ow 
.model Cox 0 7.938e-4*p1 .darea 
.model Djb d cjo=1.038e-4*p1.jarea m=0.6604 vj=0.8 is=5.4e-15 
.model Djs d cjo=2.169e-10*p1.jperi m=0.1785 vj=0.8 is=6e-16 
.model Dbc d cjo=0.5*p3.gamma*p3.cox/sqrt(p3.phi)*p1 .darea m=0.5 
+ vj=0.6 is=3e-16 fc=0.95 
.ends 
.param P2 von=5 vs=2 
.param p3 kp=5.550e-5 vto=0.8120 gamma=0.2800 phi=0.6 
+ ucrit=7.880e4 uexp=0.1305 esi=1.036e-10 cox=7.938e-4 
.param p4 vt=p3.vto+p3.gamma*(sqrt(p2.vs+p3.phi)-sqrt(p3.phl)) 
.param p5 kpd=0.5*p3.kp*(1+(p3.ucrit*1e2*p3.esi/p3.cox/(p2.von-p2.vs-p4.vt))**p3.i 
Figure; 3.7 Implementation of macromodel 
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continuity of the conductance at the ohmic and saturation region transition. TQ^ is also 
defaulted to zero to make the MOSFETs in the macromodel free of the gate oxide 
capacitance, because that capacitance is modeled with external capacitors in the 
macromodel. Similarly, all the other parasitic capacitance-related parameters for the 
MOSFETs in the macromodel are defaulted to make the parasitic capacitances zero. 
3.4 Simulation and Comparison with SPICE Models 
Simulations of the sample-and-hold circuit shown in Fig. 3.1 were completed. 
First, the circuit was simulated with the macromodel for the MOSFET switch and then 
implemented with /?=]0 for the division of the MOSFET and the level 1 model for 
MOSFETs in the macromodel. Next, simulations were done with the models in SPICE 
levels 1 and 2 for the MOSFET switch in the sample-and-hold circuit. The simulation 
results are compared in Figs. 3.8, 3.9, and 3.10. These figures show the voltage across 
the holding capacitor, F),, in the sample-and-hold circuit shown in Fig. 3.1 as a function of 
time. In the simulation, Cy, was 2pF. The initial value for the voltage Vj, across the 
holding capacitor C/, was set to 0.5V. The signal voltage, Fs', was 2.5V (constant). The 
gate voltage was as shown in Fig. 3.11 and the input resistance, Rs. was 50Q. A set of 
standard l|im CMOS process parameters as shown in Table 3.2 were used. The 
dimension of the switch MOSFET was W^=22|.im and L= 1.086|am such that the settling 
error in 20ns was less than 16|.iV for all cases. The diffijsion area of the source and drain 
was assumed to be Wx2\xm. 
Figures 3.8 and 3.9 compare the macromodel and SPICE models in levels 1 and 2 
(with XOC=A999). Figure 3.9 is a close-up version of Fig. 3.8, showing the turn oft' 
period and the CLFT error clearly. It is clearly shown in Fig. 3.9 that the macromodel, the 
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Fig. 5. Comparison of the macro model with the models in SPICE level 1 and 2 
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Figure 3.8: Compaiison of macromodel with models in SPICE levels 1 and 2 
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Fig. 6. Comparison of tiie macro model with models in SPICE level 1 and 2 
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Figure 3.9: Comparison of macromodel with models in SPICE level 1 and 2 
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Figure 3.10: Comparison of macromodel with model in SPICE level 2. 
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Figure 3.11: Gate voltage used in the simulation 
SPICE model in level 1, and the SPICE model in level 2 (with XQC=A999) simulate quite 
different CLFT error amounts as defined by 
CLFT error= ^ 
where F;,/is the voltage across the holding capacitor as shown in Fig. 3.1 after the gate 
voltage become zero. From Fig. 3.9, the CLFT error is different by 1.81mV between the 
Table 3 .2: Parameter set 
parameter value parameter value 
K' 6.432X10'^ A/V^ ^max 9.317x10" m/s 
Vro 0.8667 V Tox 2.502x10"''m 
7 0.8088 Cj 2.628x10^ fW 
<!> 0.6833 V MJ 0.5 
UCRIT 1x10^ V/cm Cjsw 3.781x10"'" F/m 
UEXP 0.2728 MJSW 0.3 
^sub 8xlo'^ /cm"^ 0.37 V 
2xlo'' Icm Cox 1.380x10"''F/m^ 
Xj 3xlO"''m Cov 1.173x10"'° F/m 
Ho 7x10^ cm^/(Vxs) ^ gho 3.036x10"^ F/m 
1 2 0  
macromodel and the SPICE level 1 model, and by 3.33mV between the macromodel and 
the SPICE level 2 model (with X()C=A999). The voltage span is approximately l.SlmV 
of a least significant bit (LSB) for a 10-bit resolution, assuming the signal range is 2V. 
The SPICE level 1 MOSFET model is not a charge conserving model [38-40], CLFT 
error simulation, using this model at different signal levels and different ramping rates for 
the gate voltage, showed unreasonable variation of the CLFT error. 
Figure 3.10 compares the macromodel with the SPICE level 2 charge conserving 
model in the turn off period. In Fig. 3.10, (a) is for a ramping rate of 5V/3ns and (b) is for 
a ramping rate of 5V/l|.is. The simulation results, using the SPICE level 2 model with 
XOC value less than or equal to 4.999, depend upon the value of X(J(\ which is a SPICE 
input parameter. Thus, the CLFT effect simulation utilizing the SPICE level 2 model for 
the MOSFET requires pre-information about the proper value for the input parameter 
XOC. The proper value for the parameter XOC varies, depending upon the input signal 
level of the sample-and-hold circuit and the gate voltage ramping rate. These facts 
seriously weaken the effectiveness of the charge conserving MOSFET model in SPICE 
level 2. 
To determine the appropriate number, for MOSFETs, capacitors, and diodes to 
be used in the macromodel, simulations were done with different //'s in the macromodel, 
keeping the other conditions constant. The results are compared in Fig. 3.12. In Fig. 
3.12, a close-up version is included. When 6 MOSFETs were used (/j=5), the simulation 
result was very close to that when 11 MOSFETs were used (/;=10) down to 5V/0.1ns 
switching speed. However, when 2 MOSFETs were used (//=1), the simulation result 
showed a digression and the digression increased as the switching speed was increased to 
5V/0. Ins. The intrinsic transit time is estimated to be on the order of 0. Ins, assuming a 
typical I i-im process, 5V switching, and minimum MOSFET dimensions. Thus, as the 
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the switching time gets close to 0.1ns, the roughly implemented (//=1) macromodel or any 
lumped model cannot accurately simulate the MOSFET switch. 
3.5 Simulation and Comparison with Experimental Data 
To verify the accuracy of the macromodel for MOSFETs, simulation results using 
the macromodel are compared with experimental results. Figure 3,13 shows the 
experimental set-up including the simple sample-and-hold circuit. The sample-and-hold 
circuit consisting of an n-channel MOSFET and a holding capacitor followed by a source 
follower was fabricated using a standard 2|.im CMOS process. The micrograph of the 
circuit is shown in Fig, 3 .14. The dimension of the MOSFET switch was Pf=50.40(.im and 
/.= 1.490(.im. The dimension of the MOSFET switch was selected such that the CLFT 
On-chip 
CGDO 
GSP 
•GSO Source 
Follower Amplifier 
Oscillo­
scope 
Pulse 
Generator 
Figure 3.13: Experimental set-up 
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error of the sample-and-hold circuit, including the MOSFET switch, is large enough to 
accurately measure. In more realistic sample-and-hold circuits, the dimensions of the 
switch MOSFET should be carefully selected to minimize the CLFT error of the circuit 
meeting the settling time requirement. Table 3.3 gives the resistor values and the 
capacitor values for the circuit shown in Fig. 3.13. The capacitance, f asv+fViSY;, in Table 
3.3, is the measured parasitic capacitance between the two nodes to which they are 
connected. CQSO's the gate-source overlap capacitance of the MOSFET and Casr is the 
additional parasitic capacitance existing between the nodes in the actual experimental set­
up. The capacitor, C.s, was externally connected to suppress the effect of Casr and CQSO-
Without (\s, the large Casp^Cciso pushes down the voltage at the source node as the gate 
voltage rapidly decreases in the turn off period. In this case, it is difficult to simulate the 
CLFT effect. Lead inductances also prevent problems for experimental evalution. A 
typical lead inductance is in the range of InH. Cs also suppresses the effect of the 
parasitic inductance existing between the signal source and the source node. To test the 
effect of the parasitic inductance on the CLFT error, SPICE simulation was done with 
inductance of up to lOnH inserted between Rs and the source of the MOSFET in Fig. 
3.13. When Cs is included, the effect of the parasitic inductance of up to lOnH was 
negligible. Ra was included in the design to suppress the effect of the parasitic inductance 
between the pulse generator and the gate of the MOSFET. This was also tested with a 
simulation. The simulation showed that Ra effectively eliminated the impact of the lead 
inductance in the gate. The circuit diagram of the source follower in Fig. 3 .14 is shown in 
Fig. 3.15. The designed dimensions of the MOSFETs in the source follower are also 
shown in the circuit diagram. The substrate of each MOSFET is connected to its source 
in the source follower. 
The SPICE Level 1 model was used for the MOSFETs in the macromodel because 
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Source 
Follower 
output 
VDD I 
Figure 3 .14: Micrograph of the sample-and-hold circuit 
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Figure 3.15: Circuit diagram of source follower 
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Table 3.3; Circuit parameters 
parameter value parameter value 
RS 50 CI, 1,937 pF 
RG 425 Q CS 1 nF 
CGSP'-CGSO 9,3 pF 
the principles used in the development of the macromodel are consistent with the 
MOSFET model in SPICE level 1. The SPICE input parameters used in the simulation 
are given in Table 3.4. The parameter values in Table 3.4 are the extracted values using 
the heuristic algorithm discussed later in section 3.6. For the division of the MOSFET in 
the macromodel, «=10 was used. The diffusion areas of the source and drain were 
Wy.[S\xm+2Lo) in the simulation. The mobility degradation was incorporated in the 
simulation with the macromodel utilizing the .PARAM statement in SPICE, as shown in 
Fig. 3.7. The mobility degradation incorporated in the simulation modifies K', depending 
on Vs [20], [45] by 
k'n,odifwd=^k' 1 + UCRJTs, 
CoxiVaoN -Ks -vth) 
L/EXI' 
(3.10) 
where 
Table 3.4; Parameter set 
parameter value parameter value 
K' 5.550x10'^ Cj 1.038x10"'fW 
VTO 0.8120 V MJ 0.6604 
r 0.2800 Cjsw 2.169x10"'° F/m 
<!> 0.6 V MJSW 0.1785 
UCRIT 7.880x10*' V/cm 0.8 V 
IJEXP 0.1305 Co, 7.938x10"^ VIvn 
Cgdo 2.833x10"'" F/m 
i'm _ { 'y-f; + + l - -\M) (3.11) 
Figure 3 ,16 (a)-(e) shows the observed ramp voltages of five different ramping rates at the 
t 
node l [; in Fig. 3,13 used in the experiments. The five ramp voltages in Fig, 3.16 were 
modeled with piece-wise-linear model in SPICE and shown in Fig. 3.17. Figure 3.17 (a)-
(e) are the piece-wise-linear models for Fig. 3.16 (a)-(e), respectively. The rhodeled 
F 
waveforms of Vf, and the simulated voltages at the gate, , are shown together in Fig. 
3.17. Once the MOSFET switch is turned off, the waveform below the threshold voltage 
does not affect the CLFT error. Thus, the piece-wise-linear voltage does not have to be 
accurate, while the gate voltage, shown together in Fig. 3.17, is below threshold as long as 
it decteases exactly to zero. 
The CLFT error voltage of the experiment measured given by (3 .9) is induced by 
the MOSFET switch during the turn off period of the sample-and-hold circuit. The 
measured CLFT errors, as a function of the signal level for the five different ramp 
voltages, are compared with the simulated error using the macromodel in Fig. 3.18. In 
Fig. 3.18, the simulation and experimental results for the five different ramp voltage are 
distinguished by the labels (a)-(e). The data labeled (a) are for the ramp voltage labeled 
(a) in Fig. 3.16 and 3.17, and so forth. The simulated CLFT error agrees with the 
experimental CLFT error with a maximum difference of 1.3 ImV, when is 0.5V and 
the ramp waveform is (e) in Fig. 3.16. This demonstrates the capability of the 
macromodel of simulating the CLFT effect of the MOSFETs. When the ramp voltages 
observed are approximated with linear ramp voltages in the simulation with the linear 
ramping rates of 5V/l|.isec for the observed voltage shown in Fig. 14 (a), 5V/100nsec for 
(b), 5V/20nsec for (c), 5v/10nsec for (d) and 5V/5nsec for (e), the simulated CLFT error 
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RUN j-O.OOs 200g/ 1 l.OOV 
1 l.OOV •r-O.OOs 20.08/ 
1 l.OOV j-O.OOs S.OOg/ ^1 RUN 
i + i 
Figure 3.16. Observed ramp voltages used in the experiment 
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Figure 3.16. (Continued) 
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Figure 3.17: Piece-wise-linear ramp used in the simulation and the simulated gate voltage 
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Figure 3.18: Comparison of CLFT error simulated using macromodel (o) with experimental 
data (-X-) when piece-wise-linear ramp is used in simulation 
voltages using the macromodel are as compared with the experimental CLFT error voltage 
in Fig. 3.19. 
These comparisons show that the implementation of the macromodel with a 
relatively simple SPICE level 1 model is quite accurate. When a MOSFET is used as a 
switch, the MOSFET is mostly in the ohmic region or in the cutoff region. Thus, many of 
the features of the complicated higher level models, which usually take longer simulation 
time and sometimes experiences convergence problems, are unnecessary, except the 
surface mobility degradation which is not negligible even in the ohmic region. The 
mobility degradation has been incorporated in the macromodel implemented with the 
SPICE level 1 model as explained earlier in this section. 
3.6 Heuristic Algorithm for Extraction of Process Parameters 
When a chip is fabricated, the lot average parameter values and/or parameter 
values extracted from a selected wafer are usually given. However, the exact parameter 
values for the specific chip are not usually given. To compare the experimentally 
measured CLFT errors with the simulation results using the macromodel implemented in 
SPICE using the level 1 model for the MOSFETs in the macromodel, the following 
heuristic algorithm was used to extract the values for the necessary parameters for the 
simulation with a macromodel from the given lot average parameter values and the 
extracted parameter values for SPICE level 2 MOSFET model for a selected wafer. 
Initially, values for the necessary parameters are set as follows: 
1. Extract ('/, from the designed dimensions of the capacitor and the lot average value 
for the capacitance density between the layers forming the capacitor. 
2. Set lV=W,jraw,r!)^ and L=Lii,mm-I-D using the lot average values of DW and I/j. 
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Figure 3.19: Comparison of CLFT error simulated using macromodel (o) with experimental 
data (-X-) when linear ramp is used in simulation 
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3. Set Cfrcio using the extracted value for a selected wafer, 
4. Set C()x from ('av ^ ^'ox I'lox using the lot average value for Tqx. 
5. Set 7 using the lot average value. 
6. Set K', UClWr, UEXP and Pjo using the extracted values for a selected wafer. 
7. Set Lamhdcr=0 and set the other parameters using the extracted values for a selected 
wafer or using the required suitable values for the macromodel. 
Now, simulate the CLFT errors of the sample-and-hold circuit as shown in Fig. 
3.13 with the macromodel for the MOSFET for the five ramp waveforms in Fig, 3.17 and 
for eight I's values equally intervalled from 0,5 to 4V, Comparing the experimental and 
simulation CLFT errors, adjust the parameters to have the best match between the 
experimental and simulation CLFT errors using following steps; 
8. Adjust C^do for the best match of the experimental and simulation CLFT error at 
the highest I s (4V). 
9. Adjust either K' or ^/C7^/7'such that the cost function defined by 
/ y _ y 
mij sij 
\ 
\ 
y 
mij ) 
is minimized where X is the CLFT error, subscript m represents measured, subscript .v 
represents simulated, subscript / represents eight different Fs equally intervaled from 0.5 
to 4V, and subscript j represents the five different ramp waveforms. The adjustment of 
A'' and the adjustment of UCJWT can have same effect on the simulated CLFT error as 
suggested by (3.10). From (3.10), it is seen that increasing the value of either K' or 
UCRI'l'incveases K' modifwd In the extraction to obtain the parameter values in Table 3,3, 
when K' was increased by a factor of Jf, IICRITwas also increased by a factor of (1.09x). 
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10. Adjust W and L such that the cost function given by (3.12) is minimized. 
11. Adjust Vjo such that the cost function given by (3.12) is minimized. 
12. Adjust y such that the cost function given by (3.12) is minimized. 
13. Adjust IJEXP such the cost flinction given by (3.12) that is minimized. 
If necessary, repeat steps 9 to 13. 
The parameter values in Table 3.4 have been extracted using this heuristic 
algorithm. Table 3.5 compares the extracted parameter values using this heuristic 
algorithm with the initial values and also shows the average values of 13 runs of the same 
process. When the initial parameter values are used in the simulation of the CLFT error 
using the macromodel, the simulation results are as compared with the experimental CLFT 
error as shown in Fig, 3.20. The maximum difference between the simulated and 
experimental CLFT errors is 2.48mV, while it is 1.3 ImV when the extracted parameter 
values using the heuristic algorithm is used in the simulation. 
Table 3.5: Comparison of process parameters 
parameter average initial value final value 
gdo 3.410x10"'" F/m 2.852x10''" F/m 2.833X10"'" F/m 
K' 4.781x10"^ A/V^ 4.549x10'^ A/V^ 5.550x10"^ A/V^ 
VCRIT 7.836x10" V/cm 5.916x10" V/cm 7.880x10" V/cm 
W 50.34 nm 50.40 |am 50.40 |Lim 
L 1.552 |am 1.520 |xm 1.490 |im 
VTO 0.8372 V 0.8756 V 0.8120 V 
y 0.2100 0.2200 0.2800 V'^^ 
UEXP 0.1555 0.1592 0.1305 
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Figure 3.20: Comparison of CLFT error simulated using macromodel (o) with experimental 
data (-X-) when initial parameter values and piece-wise-linear ramps are used in 
simulation 
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3.7 Conclusions 
The mechanism which makes a MOSFET switch inject charge to the adjacent node 
and disturb the node voltages during the turn off transient period has been reviewed. 
Based on this review, a charge-conserving macromodel for MOSFETs useful for 
simulating the charge injection effect of MOSFET switches has been presented. All the 
capacitances involved in a MOSFET are taken care of with the external charge conserving 
capacitors and diodes in the macromodel. The diodes in the macromodel will also take 
care of the leakage currents which become significant at a high switching speed. The 
implementation of the macromodel for a MOSFET, assuming SPICE as the simulator, has 
been discussed in detail showing a subckt example implementation. This macromodel can 
be used directly in standard circuit simulators such as SPICE. To show the validity of the 
macromodel and the problems with the SPICE models for MOSFETs, simulations were 
run and the macromodel was compared with SPICE MOSFET models. Finally, to test the 
accuracy of the macromodel, experiments were completed and compared with the 
simulation results using the macromodel. The difference between the experimental and the 
macromodel simulated CLFT error of a simple sample-and-hold circuit was a maximum of 
1.3 ImV, where the experimental CLFT error was 58.18mV. In the macromodel, the 
distributed parasitic capacitances along the channel are modeled with divided external 
capacitors and diodes. The leakage currents to the bulk are modeled with the diodes 
leakage currents. The channel conductances can be well modeled with the MOSFET 
models in simulators like SPICE. Because of this nature, the macromodel should simulate 
the charge injection behavior of MOSFETs accurately, even at a very high switching 
speed. 
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It is believed that when we can accurately simulate the charge injecting behavior of 
the MOSFET switches, we can effectively attempt to solve the problem which has 
hindered the analog and mixed signal circuit design. A charge conserving macromodel for 
MOSFETs has been developed in an effort to provide an accurate and effective means for 
the simulation and understanding of the non ideal phenomenon of the charge injection of 
MOSFETs. 
The maximum difference between the experimental and the simulated CLFT error 
using the macromodel was 1.3 ImV, when the extracted process parameters by the 
heuristic algorithm were used. With the parameters obtained from the lot average and 
from a test circuit on a selected wafer of the run, the maximum difference between the 
experimental and the simulated CLFT error using the macromodel was 2.48mV. These 
differences will be scaled down, if the ratio of the dimension of the MOSFET switch to the 
dimension of the holding capacitor is reduced in realistic cases. Furthermore, in a 
compensated sample-and-hold circuit, it is believed that the difference will be reduced 
proportional to the decrease of the magnitude of the CLFT error of the compensated 
sample-and-hold circuit. On the other hand, the simulated CLFT error using the SPICE 
level 2 charge conserving model showed a maximum difference of 5.30mV from the 
simulated CLFT error using the macromodel in the case where the overall magnitude of 
the CLFT error was less by approximately a factor of 5. Thus, it is believed that the 
macromodel will improve the simulation accuracy approximately 10 to 20 times, 20 times 
when the accurate process parameters for the transient analysis of the sample-and-hold 
circuit, in which the MOSFET switch transits mostly between the ohmic and cutoff 
regions are available. This simulation accuracy improvement corresponds to a 3 to 4 bit 
more resolution in designs of sample-and-hold circuits and any such circuits employing 
MOSFET switches. 
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Advances in circuit design technology pursue faster and more precise circuits. 
Thus, the design of the circuits involving MOSFET switches has been more exacting. 
Even though many techniques to compensate the non-ideal charge injection effect of the 
MOSFETs have been developed, it was quite difficult to accurately understand the 
behavior of the MOSFETs or to test the effectiveness of the compensation schemes. It is 
believed that the macromodel should be helpful in solving problems involving the. charge 
injection effect of the switches. The macromodel can conveniently and accurately simulate 
the effectiveness of the compensation schemes and can be used for the fijrther 
development. 
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CHAPTER 4. CONCLUSIONS 
In this dissertation, separate topics were presented in Chapters 2 and 3. Both 
topics support the high performance analog and mixed signal integrated circuit design 
field. 
In Chapter 2, versatile finite gain amplifiers especially suitable for monolithic 
applications were presented. The versatile finite gain amplifiers were realized by 
employing active voltage attenuators consisting of MOSFETs in the feedback path of 
operational amplifiers. The attenuators included two different types of single input 
attenuators and a summing attenuator that was derived from one of the single attenuators. 
The summing attenuator is expandable to multiple inputs. The amplifiers realizable with 
the attenuators and an operation amplifier are two different kinds of single input finite gain 
amplifiers, a summing amplifier, and a differential or subtracting amplifier. By combining 
the amplifiers, it is possible to construct multiple input summing and subtracting 
amplifiers. The attenuators and amplifiers were analyzed for dc transfer characteristics, 
harmonic and intermodulation distortion, output noise voltage, and frequency response. 
Design methods for realizing attenuators for minimum noise and for minimum power 
consumption were discussed and simulation results were presented. The actual 
performance of the attenuators and amplifiers were characterized with experiments on 
•specially fabricated monolithic amplifiers and attenuators. In the experiments, the linearity 
and the range of the linear region of the attenuator and amplifiers were first characterized 
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by measuring the dc transfer characteristics. Then, the accuracy of the attenuators and 
amplifier gains were determined by comparing the measured gains with the simulated gains 
using the models developed. Finally, the degree of linearity as a function of the input or 
output voltage range was characterized by measuring the harmonic and intermodulation 
distortion as a function of the input or output amplitude. 
The active attenuators have several attractive characteristics. These merits include 
small size, nearly infinite input impedance, low power consumption, and offset 
adjustability independent of the attenuation ratio. It is verified experimentally that 
amplifiers can be built with gains that are accurate to the design value with 0.5-2% error. 
A single input amplifier exhibited a maximum signal output to total non-signal output ratio 
of 58.9dB at an output amplitude of 129mV(0-P), a summing amplifier exhibited the ratio 
of 55.0dB at 98.6mV, and a differential amplifier exhibited the ratio of 66.2 dB at 482mV. 
It is believed that the attenuators and the finite gain amplifiers realized with the attenuators 
should find applications in integrated analog and mixed-signal systems. 
In Chapter 3, non-ideal effects induced by the MOSFET switch were discussed. A 
charge conserving macromodel for MOSFETs was developed in an effort to provide an 
accurate and convenient means for the simulation and understanding of the non-ideal 
phenomenon of charge injection of MOSFET switches. The macromodel was formed by 
taking into account the nature of the capacitances and leakage currents to the bulk in 
MOSFETs. The macromodel was compared with the MOSFET models in SPICE which 
are known to have problems with accurately predicting the charge injection effects 
inherent when rapidly switching the MOSFET. The accuracy of the charge conserving 
macromodel for MOSFETs was tested by measuring the performance of a simple sample-
and-hold circuit and comparing the measurements with simulation results obtained by 
using the macromodel. The simulated error voltages of a simple sample-and-hold circuit 
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using the macromodel over wide ranges of input voltage and switching speed agreed with 
the experimental results to within 1.3ImV. It is conjectured that the macromodel can 
improve the simulation accuracy of sample-and-hold circuits beyond that attainable with 
the SPICE level 2 charge conserving model by a factor of 10 to 20. This conjectured 
simulation accuracy improvement corresponds to 3 to 4 bits more resolutions in the design 
of sample-and-hold circuits and other circuits employing MOSFET switches. 
In the macromodel, the parasitic distributed gate-channel and bulk-channel 
capacitances are modeled with a large number of lumped capacitors, the charge pumping 
to the substrate (problematic when the transition of the gate voltage is fast) is modeled by 
the leakage current of diodes, and the conductance in the channel is modeled with a large 
number of series-connected MOSFETs. These features make the macromodel effective 
for the accurate simulation of the charge injection of MOSFET switches. 
Existing simulators depend upon lumped models of the MOSFET. When the 
switching speed of the MOSFET switch is fast, the lumped models fail. Existing analytic 
or numerical models are difficult to use if the circuit including the MOSFET switches is 
not simple. Thus, it is believed that the macromodel should be useful for helping designers 
minimize the problems associated with charge injection of MOSFET switches as the 
advances in technology require faster and more accurate switched circuits. Of particular 
interest should be the use of the macromodel in the design circuits that are intended to 
compensate for clock-feed-through and/or charge injection in sample-and-hold circuits. 
In this dissertation, two topics were investigated that addresses two inherent 
problems associated with monolithic analog and mixed-signal design. These focused on 
the practical design of finite gain amplifiers and on developing a macromodel effective for 
the simulation of charge injection effects of MOSFETs. Continuous-time amplifiers find 
extensive applications in analog and mixed-signal systems. Considering the structural 
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simplicity, ease of design, and level of performance, the versatile amplifier family 
introduced should find practical applications in monolithic analog and mixed-signal 
systems. The charge injection effects of MOSFETs are problematic in many circuit 
designs employing MOSFET switches, including sample-and-hold circuits and data 
converters. The macromodel introduced, which is convenient to use, should be helpful for 
the further development of analog and mixed signal circuits such as high speed high 
resolution sample-and-hold circuits and data converters. 
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